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Abstract
The ever increasing demand for higher power devices at higher frequencies has
prompted much research recently into the aluminium nitride/gallium nitride high
electron mobility transistors (AlN/GaN HEMTs) in response to theoretical pre-
dictions of higher performance devices. Despite having superior material prop-
erties such as higher two-dimensional electron gas (2DEG) densities and larger
breakdown eld as compared to the conventional aluminium gallium nitride (Al-
GaN)/GaN HEMTs, the AlN/GaN devices suer from surface sensitivity, high
leakage currents and high Ohmic contact resistances. Having very thin AlN bar-
rier layer of 3nm makes the epilayers very sensitive to liquids coming in contact
with the surface. Exposure to any chemical solutions during device processing de-
grades the surface properties, resulting in poor device performance. To overcome
the problems, a protective layer is employed during fabrication of AlN/GaN-based
devices. However, in the presence of the protective/passivation layers, formation
of low Ohmic resistance source and drain contact becomes even more dicult.
In this work, thermally grown aluminium oxide (Al2O3) was used as a gate di-
electric and surface passivation for AlN/GaN metal-oxide-semiconductor (MOS)-
HEMTs. Most importantly, the Al2O3 acts as a protection layer during device
processing. The developed technique allows for a simple and eective wet etching
optimisation using 16H3PO4:HNO3:2H2O solution to remove Al from the Ohmic
contact regions prior to the formation of Al2O3 and Ohmic metallisation. Low
Ohmic contact resistance (0:76
.mm) as well as low sheet resistance (318
/)
were obtained after optimisation.
Signicant reduction in the gate leakage currents was observed when employing an
additional layer of thermally grown Al2O3 on the mesa sidewalls, particularly in
the region where the gate metallisation overlaps with the exposed channel edge. A
high peak current 1:5A/mm at VGS =+3V and a current-gain cuto frequency,
fT, and maximum oscillation frequency, fMAX, of 50GHz and 40GHz, respectively,
were obtained for a device with 0:2m gate length and 100m gate width. The
measured breakdown voltage, VBR, of a two-nger MOS-HEMT with 0:5m gate
length and 100m gate width was 58V.
Additionally, an approach based on an accurate estimate of all the small-signalii
equivalent circuit elements followed by optimisation of these to get the actual el-
ement values was also developed for AlN/GaN MOS-HEMTs. The extracted ele-
ment values provide feedback for further device process optimisation. The achieved
results indicate the suitability of thermally grown Al2O3 for AlN/GaN-based MOS-
HEMT technology for future high frequency power applications.Acknowledgements
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Introduction
1.1 GaN-based HEMT Technology
Gallium nitride (GaN) -based high electron mobility transistors (HEMTs), and
in particular aluminium gallium nitride (AlGaN)/GaN devices, have become one
of the most promising solid-state microwave power devices due to their ability to
produce higher power densities at higher frequencies as compared to silicon (Si)
and gallium arsenide (GaAs)-based devices. This is attributed to a unique com-
bination of GaN material properties, including wide bandgap (3:4eV of GaN to
6:2eV of AlN), large electric breakdown eld strengths (3106 V/cm) and high
saturation electron drift velocity (>2107 cm/s). These properties are given in
Table 1.1, including a wide range of common semiconductor materials for com-
parison to GaN. Semiconductors featuring a large energy bandgap can be used
to build transistors which operate at much higher temperatures, sustain greater
voltage levels, and handle higher signal power levels than is possible with smaller
bandgap conventional materials such as Si, GaAs and indium phosphide (InP).
GaN-based HEMTs are attracting considerable attention for ampliers operating
at higher power levels, high temperatures and in robust environments. Example
application areas include radar, missiles, satellites, as well as in low-cost compact
1Chapter 1. Introduction 2
Table 1.1: Semiconductor Properties [3],[4]
Parameter (Units) Si GaAs InP 4H-SiC GaN
Energy bandgap (eV) 1:12 1:43 1:34 3:2 3:4
Relative dielectric constant, "r 11:9 12:5 12:4 10:0 9:5
Thermal conductivity (W/Kcm) 1:5 0:54 0:67 4 1:3
Breakdown electric eld (MV/cm) 0:3 0:4 0:45 3:5 3:3
Saturated electron velocity (107 cm/s) 1 1 1 2 2:5
Electron mobility (cm2/Vs) 1500 8500 5400 700 900
ampliers for wireless base stations. More applications areas for GaN-based elec-
tronics are illustrated in Fig. 1.1, which include automotive industry, defence and
millitary applications, high frequency Monolithic Microwave Integrated Circuits
(MMICs), radar and space applications, high power ampliers for wireless base
stations, and high voltage electronics for power transmission lines.
GaN Applications
High Frequency MMICs
Wireless Base Stations:
High power amplifiers
Power Transmission Lines:
High voltage electronics
Automotive Industry Defence and Millitary Applications
Radar and Space Applications
Figure 1.1: Example applications areas of GaN-based transistors.Chapter 1. Introduction 3
1.2 GaN-based HEMT Theory
1.2.1 Basic HEMT Structure
A device structure of particular interest for high power and/or high frequency
applications is the GaN-based HEMT. In contrast to other conventional III-V
HEMTs which require n-type doping, polarization doping related to the piezoelec-
tric and spontaneous polarization induced electric elds in nitride-based (III-N)
HEMTs and large conduction and valence band discontinuities at the heterointer-
faces in this material system enables extremely high sheet carrier densities in GaN
device channels.
Typical AlxGa1 xN/GaN and all-binary AlN/GaN HEMT basic structures are
shown in Fig. 1.2 and Fig. 1.3, respectively. Two common methods used for the
epitaxial material growth are molecular beam epitaxy (MBE) and metalorganic
chemical vapor deposition (MOCVD) (as reported in Table 1.4). The typical
epitaxial structure for both heterostructures consists of (from top to bottom) the
following layers;
Cap layer Usually a thin GaN layer (1-2nm) is deposited on top of the barrier
layer to prevent the epitaxial surface from the oxidation and to form low
resistance Ohmic contact on the heterostructures. It also lowers the surface
electric eld.
Barrier layer This is the most critical layer in HEMT structure. It is a material
with a wider bandgap than the channel layer. In this case AlxGa1 xN or
binary AlN. The bandgap depends on the aluminium mole fraction, x, in the
material.
Channel/buer layer This is the material with the lower bandgap than the
barrier layer, a semi-insulating (SI) or high resistivity GaN layer to ensure
proper drain-source current saturation, complete channel pinch-o, low loss
at high frequencies, and low cross-talk between adjacent devices.Chapter 1. Introduction 4
Nucleation layer The insertion of this layer depends on the material of substrate
and the choice of epitaxial growth technique (e.g., MBE or MOCVD) used
to grow the epitaxial layers. Usually very thin AlN, AlGaN or GaN is grown
before growing a thicker semi-insulating (SI) GaN buer layer. The purpose
of this interlayer is to reduce stress and lattice mismatch to the non-native
substrate.
Substrate Due to the lack of a native substrate, GaN epitaxy is grown on a non-
native material substrate such as SI SiC [5], c-plane sapphire (Al2O3) [6] or
Si(111) [7] (as reported in Table 1.4).
Upon growth of the HEMT structure, three metal contacts, source (S), gate (G),
and drain (D) are made to the top AlGaN or AlN barrier layer as shown in shown
in Fig. 1.2 or Fig. 1.3. Both the source and drain terminals are Ohmic contacts;
they provide the means of controlling the carriers in the direction parallel to the
heterointerface. The source is typically grounded while a positive bias is applied to
the drain, thus forcing the electrons in the 2DEG to ow from source to drain. The
applied voltage between the drain and source is called VDS, while the gate-source
voltage is called VGS.
The gate terminal is a metal-semiconductor rectifying contact (Schottky barrier
contact). The Schottky gate controls the potential distribution of heterostructure
below the contact and can reduce the carrier concentration in the channel through
the application of a negative bias. By applying a large negative gate bias, the
channel becomes depleted of carriers, and thus, no current can ow between the
drain and source. The gate bias required to pinch-o the channel is called the
threshold voltage (VT). If the threshold voltage is negative, then the device is called
a depletion-mode (D-mode) HEMT. When it is positive the device is then called
an enhancement-mode (E-mode) device. Conventional AlGaN/GaN HEMTs are
D-mode transistors.Chapter 1. Introduction 5
~10-20 nm AlN/AlGaN
~1-3 µm i-GaN 
2DEG
Substrate (SiC/Al2O3/Si)
~20-30 nm AlxGa1-xN
 G  S  D
Figure 1.2: Basic structure of AlGaN/GaN HEMT.
~20-30 nm AlN
~2 µm i-GaN 
2DEG
Al2O3 Substrate
~3-5 nm AlN
 G  S  D
Figure 1.3: Basic structure of AlN/GaN HEMT.
1.2.2 Spontaneous and Piezoelectric Polarization Eects
The crystal structure of GaN is hexagonal or wurtzite, where the bilayers consist
of two closely spaced hexagonal layers, one formed by Ga atoms and the other
formed by N atoms as shown in Fig. 1.4(a). The lack of inversion symmetry with
the strong ionicity of the covalent bonds leads to the polarization vectors, and these
polarization vectors are additive along the c-direction, resulting in a macroscopic
polarization. This polarization eect is referred to as spontaneous polarization,
PSP, since it occurs without any external eld. When a thin AlGaN barrier layer
is grown on the GaN buer layer, both layers experience strain caused by lattice
mismatch. This strain yields a well-known piezoelectric polarization, PPE, by
increasing non-ideality of the crystal lattice [1].
Increasing the Al-content in the strained AlGaN leads to an increase in piezoelec-
tric polarization, PPE. Fig. 1.4(b) shows polarization induced sheet charge and
direction of the spontaneous and piezoelectric polarization in Ga-face strained
AlGaN/GaN structure. The polarization induced charge density,  (C/cm2), isChapter 1. Introduction 6
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(b)
Figure 1.4: (a) Crystal structure of wurtzite Ga(Al)-face GaN and (b) Polar-
ization induced sheet charge and direction of the spontaneous and piezoelectric
polarization in Ga-face strained AlGaN/GaN heterostructures [1].
related to polarization vectors by Eqn. 1.1
(x) = PSP;AlGaN(x) + PPE;AlGaN(x)   PSP;GaN (1.1)
By increasing the Al-content of the AlGaN layer, the overall polarization induced
charge density increases. An energy band diagram of the AlGaN/GaN structure is
shown in Fig. 1.5, where the bandgap dierence between AlGaN and GaN creates
a large conduction band oset, 4EC. The conduction band oset eectively forms
a potential well at the AlGaN/GaN interface.
GaN
Eg = 3.4 eV
EF
qφb
∆Ec
d
AlxGa1-xN or AlN
2DEG
Figure 1.5: Band diagram of the AlxGa1 xN/GaN or AlN/GaN heterojunc-
tion. Electron accumulation and 2DEG formation at the interface.Chapter 1. Introduction 7
Free electrons tend to compensate a positive polarization induced sheet charge
(+) which is bound at the lower AlGaN/GaN interface for Ga(Al)-face structures
as shown in Fig. 1.4(b). The value of the total polarization induced sheet charge
is the same in heterostructures of dierent polarities for a given Al concentration
and strain of the barrier. For undoped Ga-face AlGaN/GaN structures, the sheet
electron concentration ns(x) can be calculated by using the total bound sheet
charge (x) and is given by the Eqn. 1.2 [1]:
ns(x) =
(x)
q
  (
0r(x)
dAlGaNq2)[eb(x) + EF(x)   4EC(x)] (1.2)
where q is the electron charge, 0 is the vacuum permittivity, r is the relative
dielectric constant of the AlGaN layer, dAlGaN is the thickness of the barrier layer,
qb(x) is the Schottky barrier height, EF is the Fermi level with respect to the
GaN conduction-band-edge energy, and 4EC is the conduction band oset at the
AlGaN/GaN interface where a 2DEG forms.
As the electrons are conned in a two-dimensional (2D) quantum well, bulk scat-
tering eects such as ionized impurity scattering are reduced, resulting in much
higher mobility than for bulk GaN. As the quantum well is formed at the Al-
GaN/GaN interface, the main factors inuencing 2DEG mobility are interface,
alloy and dislocation scattering. Modied AlGaN/AlN/GaN structures, which
employ a thin AlN interfacial layer between AlGaN and GaN layers, show higher
2DEG mobilities than those of conventional AlGaN/GaN structures [8]. This high
performance is achieved due to the increased 4EC, which eectively suppresses the
electron penetration from the GaN channel into the AlGaN layer, and so reduces
alloy disorder scattering.
As mentioned earlier, the 2DEG concentration in the unintentionally doped Al-
GaN/GaN structure has a strong dependence on the Al-content of the AlGaN
barrier and, to a lesser extent, its thickness [9]. Numerical simulations of the
AlGaN/GaN heterostructure demonstrate this clearly. Fig. 1.6 shows simulated
2DEG sheet charge density as a function of Al-content in the barrier layer using
Eq. 1.2 [1]. Note that the number of electrons in the 2DEG (sheet charge density)Chapter 1. Introduction 8
increases rapidly once a critical barrier thickness is exceeded, then gradually at-
tens out. Therefore, in order to achieve high power densities for RF/microwave
devices, high current handling capability or low on-state resistance (for switching
devices), it seems eective to use AlGaN/GaN heterostructures with high Al-
content [9], [10]. However, diculties in making good quality ohmic contacts and
in the growth of high Al-content barrier devices have hampered this approach, but
devices of 40-50% Al-content have been reported [9].
As illustrated in Fig. 1.6, for a given 2DEG sheet charge density a thinner AlGaN
barrier layer is required if the Al-content in the barrier is higher. In fact, the
highest 2DEG sheet density can be achieved with the thinnest barrier layer for
100% Al-content. For instance, for a 2DEG sheet density of 2  1013 cm 2 only
 3:5nm thick of AlN barrier layer is needed. This seems like an ideal combination
for the realisation of normally-o (or E-mode) devices since a thin barrier would
make it possible to deplete the channel with a Schottky gate, and since the large
conduction band oset (4EC) at the AlN/GaN interface guarantees the existence
of a 2DEG channel elsewhere between the source and drain contacts. Indeed,
using the analytical HEMT model described in Ref. [11], normally-o operation
for AlN/GaN HEMTs is predicted for AlN thicknesses  35 A. Another reason
for investigating this heterostructure is the fact that compared to high Al-content
(> 30%) barriers, it is easier to grow AlN layers [12], [13]. The schematic cross-
section of AlN/GaN HEMT was shown in Fig. 1.3.
1.2.3 HEMT Operation Theory
The current owing between the drain and source contacts can be written as
follows (rate at which the 2DEG charge moves across the gate):
ID = qnsveffWG (1.3)
where veff is the eective velocity of the electrons in the channel, ns is the 2DEG
charge density and WG is the gate width. The sheet carrier density can vary fromChapter 1. Introduction 9
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Figure 1.6: Simulated sheet charge density, ns, as a function of barrier thick-
ness, d, for various Al mole fractions, x, in AlGaN barrier layers.
a maximum value of ns0 to a minimum value of zero depending on the gate bias.
Assuming that for 0ns ns0, the ns is given by (modelling the gate metal and
2DEG channel as a capacitor)
ns =
AlGaN
q(dAlGaN + 4d)
(VG   VT) (1.4)
where dAlGaN is the thickness of the AlGaN Schottky barrier layer, 4d is the
eective distance of the 2DEG from the heterointerface, and VG is the gate bias.
So, when the gate bias is equal to VT, ns equal to zero, and no current can ow
between the drain and source.
When HEMTs are biased at low drain voltages so that VD <VG -VT, the devices
are said to be operating in a linear regime, where the electron velocity is linearly
related to the electric eld strength. However, at high drain biases (VD >VG -
VT), the eective electron velocity saturates and becomes independent of bias
or the electric eld strength. Velocity saturation (vsat) occurs due to scattering
of electrons with the semiconductor lattice. For practical purposes, devices areChapter 1. Introduction 10
typically operated at high drain biases, i.e. in the saturated regime. The drain
current in the saturated regime is given by
ID =
AlGaNvsatW
(dAlGaN + 4d)
(VG   VT) (1.5)
Notice that ID is independent of VD due to the assumption that electrons are
moving at their saturated velocities. In reality, ID is not totally independent of
VD. At high values of VD, high electric elds exist between the drain and gate
contacts and may cause electrons to be injected into the GaN buer or captured
by electron traps. A parallel conduction path may exist between the drain and
source contacts. The high drain-to-gate eld may also result in an increase in
parasitic gate leakage current into the channel. The ID -VD curves may also exhibit
negative dierential resistance at high drain bias voltages, which is characteristic
of self-heating eects. These eects cause ID to be slightly dependent on VD.
The physical basis of HEMT equivalent circuit is shown in Fig. 1.7 and its cor-
responding small-signal model is shown in Fig. 1.8. The intrinsic elements are
Rin, Cgs, Cgd, Rds, gm, , and Cds while the extrinsic elements are Rd, Rs, and
Rg. The descriptions for each circuit elements is given in Table 1.2. In addition,
parasitic inductances Ld, Ls, and Lg could be added in series with Rd, Rs, and
Rg in the equivalent circuit to account for the eects of device pads. In a HEMT,
the conductive channel is controlled by the Schottky barrier gate potential and
intrinsic gain is provided by the device transconductance, gm. The gm is a gure
of merit value that measures the eectiveness of the gate in modulating the drain
current and is dened by Eqn. 1.6
gm =
@IDS
@VGS
(1.6)
The transconductance in the saturated regime is given by Eqn. 1.7
gm =
AlGaNvsatW
(dAlGaN + 4d)
(1.7)Chapter 1. Introduction 11
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Figure 1.7: Physical basis of HEMT small-signal equivalent circuit model.
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Figure 1.8: Equivalent circuit of HEMT.
It is interesting to note that gm is independent of the gate length (LG) and VG.
However, in actuality, gm as well as ID is dependent on LG. Velocity overshoot
and ballistic eects become important at small LG and as a result increase vsat.
Therefore, higher gm and ID are obtained for short gate length devices. The actual
transconductance is also dependent on VG. At gate voltages near VT, the electrons
in the 2DEG are pushed away from the heterointerface and thus increase the value
of 4d. As VG is increased away from VT, 4d decreases and causes gm to increase.
At large VG, ns in the channel saturates, and gm peaks at this point. A furtherChapter 1. Introduction 12
Table 1.2: HEMT small-signal equivalent circuit elements
Circuit Element Description
Rin input (channel) resistance
Cgs gate-source capacitance
Cgd gate-drain feedback capacitance
Rds drain-source resistance
gm transconductance
 phase delay due to carrier transit in channel
Cds drain-source capacitance
Rd drain-channel resistance, including contact resistance
Rs sourc-channel resistance, including contact resistance
Rg gate metal resistance
increase in VG beyond this point results in carriers residing in the AlGaN layer
instead of in the GaN channel. Carriers in the barrier layer suer a reduced
mobility and, as a consequence, reduced velocity. The overall eective velocity of
the carriers degrades and causes gm to decrease with high VG.
The gm as given by Eqn. 1.7 is called intrinsic transconductance (gm;int), since
the expression does not take into account parasitics such as series source re-
sistance (Rs). The measured transconductance is called extrinsic transconduc-
tance (Gm;ext), since it includes parasitic eects. The Gm;ext is related to gm;int as
follows [14]:
Gm;ext =
gm;int
1 + gm;intRs
(1.8)
In general, the series source and drain resistances limit the current drive capabili-
ties of FETs. These parasitic resistances lead to lower values of the drain current
and higher values of the knee voltage at which the transistor current saturates.
Another important parameter in determining the performance of the devices is the
transit time (t) of the electrons. This transit time is related to the unity-current
gain cut-o frequency (fT)
fT =
1
2t
=
veff
2LG
(1.9)Chapter 1. Introduction 13
the fT can be derived using a simple small-signal model (Fig. 1.8 without access
resistances) as
fT =
gm
2(Cgs + Cgd)
(1.10)
where Cgs is the capacitance between gate and source and Cgd is the capacitance
between gate and drain.
Eqns. 1.9 and 1.10 do not include parasitic source and drain resistances (i.e. Rs
and Rd) from small-signal model. A more rigorous derivation for the fT of a FET
gave a better approximate expression for the extrinsic fT [15]:
fT =
gm=2
[Cgs + Cgd]:[1 + (Rs + Rd)=Rds] + Cgdgm(Rs + Rd)
(1.11)
where Rds is the output resistance. The maximum oscillation frequency (fMAX) is
the maximum frequency that power can be extracted from the device. It is related
to the Mason0s unilateral power gain (U) [16]
U =

fMAX
f
2
(1.12)
and the fMAX can also be derived using a simple small-signal model as [17]
fMAX =
fT
2
q
Rin+Rs+Rg
Rds + 2fTRgCgd
(1.13)
where Rin is the input resistance and Rg is the metal gate resistance. To maximise
fMAX, the fT and the resistance ratio
Rin+Rs+Rg
Rds must be optimised in the intrinsic
HEMT. The extrinsic resistances Rg and Rs and the feedback capacitance (Cgd)
have aslo to be minimised.Chapter 1. Introduction 14
1.2.4 GaN-Based MOS-HEMT
As already mentioned in section 1.3, GaN-based HEMTs are expected to be widely
used for high frequency power applications due to their outstanding properties, for
instance, high 2DEG charge density. However, one critical issue that limits the
performance and reliability of GaN-based HEMTs is their relatively high gate
leakage current. The gate leakage current reduces the breakdown voltage, the
power added eciency and the output-power stability for GaN-based HEMTs.
To overcome these problems, MIS- and/or MOS-HEMTs have been employed for
fabrication of AlGaN/GaN-based devices.
The MOS-HEMT design incorporates a thin dielectric layer such as Si3N4 [18],
Al2O3 [19] and gate metal stacks (HfO2/Al2O3) [20] under the gate (Fig. 1.9).
The theory and concepts behind the MOS-HEMTs operation are nearly identi-
cal to the HEMTs. In the case of MOS-HEMTs, the current which is entering
the gate (IGS) would be smaller than the Schottky gate due to the existing of
the oxide/dielectric layer. This signicantly reduces the gate leakage current of
GaN-based devices thereby improving their performance and reliability. The gate
oxides/dielectrics also acts as a surface passivation which reduces current collapse
in the devices [20],[21].
~10-20 nm AlN/AlGaN
~1-3 µm i-GaN 
2DEG
Substrate (SiC/Al2O3/Si)
~20-30 nm AlxGa1-xN
 G
 S  D
Oxide
Figure 1.9: Basic structure of AlGaN/GaN MOS-HEMT.
1.2.5 Basic MOS Structure
The metal-oxide-semiconductor (MOS) diodes (also known as a MOS capacitors)
are the heart of silicon MOSFET transistors. Its operation is briey summarisedChapter 1. Introduction 15
3 nm AlN Oxide
     Metal 
VG
Semiconductor
Ohmic contact
Figure 1.10: Schematic cross-section of an MOS diode.
here because of its similarity with the gate capacitance of the GaN MOS-HEMT
that is described in this thesis. The MOS capacitor is just an oxide layer located
between a semiconductor and a metal gate. The semiconductor and the metal
gate are two plates of the capacitor. The oxide layer acts as a dielectric. Silicon
dioxide, SiO2, is commonly used as a gate dielectric/oxide for conventional Si MOS
diode. The area of the metal gate denes the area of the capacitor.
The most important characteristic of the MOS capacitor is that its capacitance
(C) changes with an applied DC voltage. The capacitance can be determined from
the following equation (of a parallel plate capacitor)
C =
"0"rA
t
(1.14)
where "0 is the permittivity of free space, "r is the relative permittivity of the
material, A is the area of the metal contact, and t is the thickness of the dielectric
material. Fig. 1.10 shows the schematic cross-section of an MOS structure. The
procedure for C-V measurements involves the application of DC bias voltages
across the capacitor while making the measurements with an alternating current
(AC) signal. Commonly, AC frequencies from about 10kHz to 10MHz are usedChapter 1. Introduction 16
for these measurements. The bias is applied as a DC voltage sweep that drives
the MOSCAP structure from its accumulation region into the depletion, and then
into inversion. A typical high-frequency C-V curve for MOSCAP structure formed
on n-type Si substrate is shown in Fig. 1.11 [2]. Details of these three modes of
operation are described below:
Gate Voltage, V   0  -  + 
Accumulation  
Depletion  
Inversion  
Cox  Co 
Cmin 
Figure 1.11: High-frequency C-V curve of an ideal MOSCAP (n-type Si sub-
strate) at room temperature [2].
Accumulation: When a positive voltage (VG >0) is applied to the gate metal,
the majority carriers (electrons) will be attracted to the oxide-semiconductor in-
terface. The energy bands at the semiconductor surface are bent downward and
the conduction band edge becomes closer to Fermi level, which in turn gives rise
to an enhanced electrons concentration near the oxide-semiconductor interface.
This is called the accumulation and it is illustrated in Fig. 1.12(a). The oxide
capacitance (Cox) is measured in the strong accumulation region. This is where
the voltage is positive enough that the capacitance is essentially constant and the
C-V curve is almost at. The oxide capacitance (tox) can also be extracted from
the oxide capacitance (Fig. 1.11).
Depletion: When a small negative voltage (VG <0) is applied, the energy bands
are bent upward, and the majority carriers (electrons) are depleted. This is calledChapter 1. Introduction 17
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Figure 1.12: The energy band diagrams of MOSCAP (n-type semiconductor)
at dierent biases:(a) accumulation, (b) depletion and (c) inversion. Note: EC
is the conduction band, EF is the Fermi level, Ei is the intrinsic level and EV
is the valence band [2]
depletion and it is illustrated in Fig. 1.12(b). The depleted area acts as a di-
electric/insulator because it can no longer contain or conduct charge. The totalChapter 1. Introduction 18
measured capacitance now becomes Cox and the depletion layer capacitance (Cs)
in series, and as a result the measured capacitance decreases. This decrease in
capacitance is illustrated in Fig. 1.11 in the depletion region. As a more negative
voltage is applied, the depletion region moves away from the gate, increasing the
eective thickness of the dielectric between the gate and the substrate, thereby
reducing capacitance.
Inversion: When a larger negative voltage (VG <<0) is applied, the energy bands
are bent upward even more so that the intrinsic level at the surface crosses over the
Fermi level. The number of minority carriers (holes) at the oxide-semiconductor
interface can become larger than the number of majority carriers (electrons). This
is called the inversion and it is illustrated in Fig. 1.12(c). Initially, the surface
is in a weak inversion condition since the hole concentration is small. As the
bands are bent further, eventually the valence band edge comes close to the Fermi
level. The onset of strong inversion occurs when the hole concentration near the
oxide-semiconductor interface is equal to the substrate doping level i.e. n-type Si
substrate [2].
The important thing to notice is that the behaviour of the device in inversion
under high frequency and low frequency conditions is dierent. In the case of
n-type substrate, the holes (the minority carriers) in the inversion layer must be
generated somehow, as there are not sucient free holes in a n-type Si substrate
to form an inversion layer without some excitation. For a MOSCAP (as shown
in Fig. 1.11) the holes are generated slowly by thermal excitation. For a high
frequency signal, though, there is not sucient time for this generation to occur
so the measured capacitance is equal to Cmin.
If, however, the measurement frequency is low enough so that generation-recombi-
nation rates in the surface depletion region are equal to or faster than the voltage
variation, then the hole concentration can follow the AC signal and lead to charge
exchange with inversion layer in step with the measurement signal. As a result the
capacitance in strong inversion will be that of the oxide layer alone, Co. Commonly,
the onset of the low-frequency curves occurs at f 100Hz [2].Chapter 1. Introduction 19
At a certain negative gate voltage, most available minority carriers are in the
inversion layer, and further negative gate-voltage bias do not further deplete the
semiconductor. That is, the depletion region reaches a maximum depth. Once
the depletion region reaches a maximum depth, the minimum capacitance that is
measured using high frequency signal is the oxide capacitance in series with the
depletion capacitance. This capacitance is referred to as minimum capacitance
(Cmin) and is illustrated in Fig. 1.11 in the inversion region. The C-V curve slope
is almost at.
In the case of GaN-based MOS capacitors (i.e. wide bandgap semiconductor), the
situation is dierent. When the n-type GaN MOSCAP is biased from accumulation
to depletion, the inversion layer cannot form due to a very low generation rate of
minority carriers. Thus, the GaN MOSCAP's depletion region has to compensate
and continue becomes wider. The capacitance continues to drop below the value
of Cmin, as illustrated in Fig. 1.13. This region is called as deep depletion [22].
The deep depletion feature with no inversion capacitance characteristics is typical
for wide bandgap semiconductor MOS structures. In addition, deep depletion
behaviour was also observed even at the low frequency (10kHz) [23].
Gate Voltage, V   0  -  + 
Accumulation  
Depletion  
Deep Depletion  
Cox  Co 
Cmin 
Figure 1.13: Typical high-frequency C-V curve for GaN MOSCAP formed on
n-type GaN substrate at room temperature.Chapter 1. Introduction 20
1.3 Conventional AlGaN/GaN-Based HEMT
Technology
AlGaN/GaN HEMTs oer operational advantages under a number of circum-
stances because a two-dimensional electron gas (2DEG) is formed at the hetero-
junction of two semiconductor materials with dierent bandgap energies. It has the
ability to achieve a 2DEG with sheet carrier concentrations (ns) of 11013 cm 2
or higher close to the interface without intentional doping, well in excess of those
achievable in other III-V material systems. Furthermore, electrons that origi-
nate in the wider bandgap material (i.e. AlGaN) transfer to the smaller bandgap
material (i.e. GaN) to form 2DEG, allowing a high electron mobility () over
1000cm2/V.s at room temperature (RT) due to reduced scattering eect. In order
to produce a high gain microwave- and/or millimetre-wave power amplier featur-
ing high reliability, it is important to simultaneously realise transistors with high
current-gain cuto frequency (fT), maximum oscillation frequency (fMAX), and
high breakdown voltages. Having high electron velocities which is achieved under
high electric elds and high breakdown voltage properties, GaN-based HEMTs
have the potential to meet this requirement.
Excellent GaN-based HEMTs performance in terms of current and cuto fre-
quency have been reported since the rst demonstration of AlGaN/GaN devices
in 1993 [24]. State of the art direct-current (DC), radio-frequency (RF) and power
performances of AlGaN/GaN-based devices are summarised in Tables 1.3 and 1.4,
given at the end of this chapter. As can be seen, the optimal values of maximum
drain currents (IDSmax), maximum extrinsic transconductance (Gmax), fT, fMAX
and maximum power density (PDmax) reported in the literature are varied because
of the various factors aecting the device performances. These include the quality
of the epitaxial layers (e.g. 2DEG and ), process maturity in growing materials
using metal organic chemical vapor deposition (MOCVD) and molecular beam
epitaxy (MBE), Ohmic contact resistances (RC), sheet resistance (Rsh), device di-
mensions (e.g. gate length and gate width), advanced processing (e.g. Ohmic andChapter 1. Introduction 21
gate recessing), advanced device design (e.g. sub-T-gate and eld plate), type of
substrates used i.e. silicon carbide (SiC), sapphire (Al2O3) or silicon (Si) and sur-
face passivation. Major breakthroughs which have been achieved for this material
system are summarised below:
1. Improvement of the AlGaN/GaN HEMTs grown on sapphire substrates by
MOCVD, produces high ns  (2:41016/V.s) product which leads to re-
duction in a sheet resistance (Rsh) in the range of 250
/. Record current
densities up to 2:1A/mm under 200ns pulse condition has been achieved [25].
2. Reduction in RC. Very low of RC (0:15
.mm) was achieved by Ohmic
recess technique. The AlGaN barrier was slowly etched using a low-power
electron cyclotron resonance reactive ion etching (ECR-RIE) with Cl2/BCl3
gas mixture [26].
3. The use of thin AlGaN barrier layer (6nm), high Al mole fraction (40%),
surface passivation using silicon nitride (SiN) catalytic chemical vapor de-
position (Cat-CVD), heterostructures grown on 4H-SiC substrates, leads to
very high ns  (3:41016/V.s) product, and lower Rsh (220
/). Fab-
ricated devices demonstrated a high IDSmax of 1:6A/mm, a record Gmax of
424mS/mm, high fT of 190GHz and fMAX of 251GHz [18].
4. The insertion of very thin AlN (0:5-2nm) between AlGaN and GaN layers,
leads to improvement in 2DEG mobilities to over 2000cm2/V.s [18],[8]. The
AlN interlayer increases the eective conduction band oset and reduces the
alloy disorder scattering from the AlGaN barrier layer, which improves the
2DEG mobility in the channel, thus enhancing the high frequency charac-
teristics of the device.
5. Incorporating sub-0:1m T-gate technology and optimised reduced para-
sitic resistances, AlGaN/GaN HEMTs with a record fT of 194GHz with a
gate length of 0:045m [27] and a fMAX of 300GHz with a gate length of
0:06m [26] have been demonstrated.Chapter 1. Introduction 22
6. The use of high thermal conductivity of SiC substrate makes heat in Al-
GaN/GaN HEMT sink through the substrate promptly, allows realisation of
very high power density in the devices [8].
7. With increasing process maturity, the highest ever achieved for fT and fMAX
of 107GHz and 150GHz respectively of AlGaN/GaN HEMTs grown on sil-
icon is comparable to those grown on SiC [28]. The rst power performance
of AlGaN/GaN HEMTs on silicon substrate with an output power density
of 7W/mm at 10GHz has been achieved [7].
8. Optimised surface passivation using Si3N4 plasma enhanced chemical vapor
deposition (PECVD) reduces the DC and RF dispersion by suppressing/re-
moving the surface defects and traps [5],[29].
9. The metal-insulator-semiconductor HEMT (MIS-HEMT) and/or metal-oxide-
semiconductor (MOS-HEMT) design combines the advantages of the MOS
structure, which suppresses the gate leakage current, and provides high
2DEG density [18],[30].
10. Sub-0:1m recess gate technology in order to maintain excellent gate con-
trol of the channel in short-gate-length devices and to reduce gate access
resistances (i.e. thinning the AlGaN barrier layer under the gate foot). A
gate recess was performed using very low-voltage and low-damage Cl2-based
inductively coupled plasma RIE (ICP-RIE) process for 70nm gate length
devices. The unpassivated devices exhibited a high IDSmax of 1:5A/mm,
Gmax of 374mS/mm, an fT of 160GHz and fMAX of 200GHz [31].
11. The use of eld plate technologies has dramatically improved the power
performances of AlGaN/GaN-based devices. With the double eld-plated
devices, a record microwave power performances of 41:4W/mm at 4GHz
with power added eciency (PAE) as high as 60% was achieved in Ref. [32].
The rst eld plate integrated with the gate for both reduced gate resistance
and minimisation of electron trapping, while the second eld plate which
electrically connected to the source is to minimise feedback capacitance.Chapter 1. Introduction 23
Power performances in millimeter-wave applications, from Ka-band up to W-band
also have been reported and show very promising results [33],[34],[35]. There are
still opportunities to extend the power capabilities of this technology. As can be
seen clearly in Tables 1.3 and 1.4, there is a trade o between DC, RF and power
performances of AlGaN/GaN HEMTs. Higher drain current densities, transcon-
ductances, current-gain cuto frequency and maximum oscillation frequency were
observed for scaled devices, while higher power densities were observed for larger
gate periphery devices.
1.4 Emerging AlN/GaN-Based HEMT Technol-
ogy
AlGaN/GaN HEMT technology has matured signicantly over the past few years,
and oers signicant advantages in power density and total power over other
competing material technologies such as Si, GaAs, and InP-based transistors.
With the impressive achievements on the device level, high-power amplier mono-
lithic microwave integrated circuits (MMICs) up to Ka-band have also been re-
alised [58],[59]. Today, the demand for higher power devices at higher frequencies
is very strong. Therefore the performance of GaN-based HEMTs is being pushed
to achieve maximum power and speed levels possible.
The 2DEG in the unintentionally doped AlGaN/GaN structure is formed largely
as a result of piezoelectric and spontaneous polarisation eects which arise in the
AlGaN layer. For this heterostructure, the typical 2DEG value of 11013 with
Al mole fraction is 20-30% as can also be seen in Table 1.3.
In order to further increase the 2DEG density as well as the breakdown eld
in the AlGaN/GaN structure, high Al mole fraction is desirable to increase the
strength of polarization. However, from a growth perspective, it is dicult to
grow high-quality AlxGa1 xN layers with high Al content which results in poorChapter 1. Introduction 24
transport properties of AlxGa1 xN/GaN structures with x > 0:5 [12]. To over-
come this problem, the ultra-thin all binary AlN/GaN material system, which can
be grown reliably, has become an alternative candidate for future high-frequency
power applications [60].
Due to the large dierence in spontaneous and piezoelectric polarizations between
the GaN and AlN layers, the 2DEG which forms near the AlN/GaN interface
can reach over 31013 cm 2 for an extremely thin AlN barrier layer thickness
(d<5nm) along with high mobility (>1000cm2/V.s) and very low sheet resis-
tance (Rsh <150
/) [60],[61]. In addition, AlN with its relatively high dielectric
constant (8:5) and wide band gap (6:2 eV), provides better carrier connement
and has the potential to be an excellent choice for the gate dielectric. Compared
to the AlGaN/GaN structure, the AlN/GaN structure oers a big reduction in
alloy disorder scattering and roughness scattering (by removing Ga from the bar-
rier) [62].
From a circuit design point of view, the use of very thin AlN barrier layer (3-
5nm) increases the intrinsic transconductance and decreases the short channel
eects by placing the gate much closer to the 2DEG channel [63]. Having these
superior properties makes this material system have potentially the highest per-
formance HEMTs in the III-V nitrides. Table 1.5 at the end of this chapter
summarises DC and RF AlN/GaN-based HEMTs performances which have been
reported to date. In the early years, it was dicult to grow high quality material
AlN/GaN heterostructures due to large lattice mismatch between AlN and GaN
(2:4%) [64]. With the advanced improvement in AlN/GaN material growth,
outstanding record performances have been demonstrated for its epitaxial layers
and devices such as (details are given in Table 1.5):
1. Record very high fT of 220GHz, fMAX of 400GHz and high Gmax of 723-
mS/mm (these values were the highest reported in the III-nitride HEMTs),
resulting from vertical scaling in AlN/GaN/AlGaN double heterojunctionChapter 1. Introduction 25
HEMT structure, reduction of access resistance using MBE re-growth of n+-
GaN Ohmic contacts, incorporating sub-40-nm T-gate technology and fully
passivated devices [65].
2. Record very high current densities up to 2:9A/mm (the highest reported
in the III-nitride HEMTs) and high Gmax of 430mS/mm, resulting from
high ns  (3:71016/V.s) product with low Rsh (165
/). The HEMT
structures have 3:5nm thin AlN barrier layer and utilised 3nm Al2O3 gate
dielectric. Device dimensions were very small, gate length of 0:15m and
gate width of 10m [66].
3. Record high transconductance up to 480mS/mm and high IDmax of 2:3A/mm,
resulting from high ns  (3:761016/V.s) product with low Rsh (165
/).
The HEMT structures have 3:5nm thin AlN barrier layer and also utilised
3nm Al2O3 gate dielectric. Device dimensions were very small, gate length
of 0:25m and gate width of 12m [67].
4. Impressive fT of 107GHz and fMAX of 171GHz utilising AlN/GaN metal-
insulator-semiconductor high eld eect transistors (MIS-HFETs) with very
thin 2:5nm AlN barrier layer and 3nm SiN passivation by Cat-CVD. Cat-
CVD SiN increased the electron density of AlN/GaN HFETs by compensat-
ing the surface depletion of the 2DEG [68].
5. Low defect AlN/GaN HEMTs with very high values of ns (>31013 cm 2)
and  (>1800cm2/V.s), resulting a record Rsh as low as 100
/. Devices
demonstrated high IDmax of 1:3A/mm and Gmax of 260mS/mm with
large device dimensions, gate length of 1:2m and gate width of 200m [60]
6. An optimised AlN/GaN HEMT structure with 4:5nm thin AlN barrier
layer exhibited very high ns  (4:321016/V.s) product with very low
Rsh (144
/). Devices with large gate length (1m) exhibited record
very high drain current densities up to 1:8A/mm and transconductance of
400mS/mm [69].Chapter 1. Introduction 26
These results clearly demonstrate the potential of ultra-thin AlN/GaN-based de-
vices for high power frequency applications. However further reduction in Ohmic
contacts resistances is required to fully exploit advantages oered by the ultra-thin
AlN barrier. As can be seen in Table 1.5, Ohmic contact resistances RC values
are still very high (1
.mm) as compared to conventional AlGaN/GaN HEMTs
technology.
The ultra-thin barrier layers under gate have been of increasing interest also for
developing enhancement-mode (E-mode) or normally o devices which exhibit
a positive threshold voltage. To date, most of the development in conventional
AlGaN/GaN HEMTs technology has been focused on depletion-mode (D-mode)
devices that feature negative gate threshold voltage. Power switching devices with
normally o characteristics are required since they prevent device destruction due
to short circuit should the gate signal become ground and so they oer increased
safety [70]. Also, normally o devices require only a single-polarity voltage supply,
which reduces circuit complexity (D-mode devices which require a negative gate
bias). For AlGaN/GaN HEMTs, the most commonly used approaches to realise
E-mode devices is by thinning/etching the AlGaN layer by low-damage ICP-RIE
which can selectively reduce 2DEG density under the gate contact. However this
technique has low uniformity and reproducibility due to diculty in obtaining
a precise etching depth and damage free surface [71]. Therefore, the ultra-thin
barrier AlN/GaN HEMTs seems to be an ideal way to realise E-mode devices
since a thin barrier makes it possible to deplete the channel with a Schottky gate.
At the beginning of this project, the initial eort was to develop E-mode AlN/GaN-
based devices. However, the AlN/GaN devices suered from surface sensitivity
and high leakage currents if the epilayers were not protected during processing.
It was therefore necessary to protect the AlN/GaN epitaxial layers during de-
vice processing. These problems/issues will be discussed further in the following
section.Chapter 1. Introduction 27
1.5 Research Problem
The aim of this project was to develop a robust AlN/GaN transistor technology.
Despite the excellent progress of AlN/GaN devices to date, there are still sig-
nicant problems/challenges to be overcome before the potential of this material
system can be fully realised. These problems are surface sensitivity, high leakage
current and high contact resistance, which currently limit the device performance.
Details of the specic problems/challenges are described below:
1. Surface sensitivity and high leakage current: Devices suer from sur-
face sensitivity and high leakage currents if the epilayers are not protected
during processing [79],[82]. Having a very thin AlN barrier layer, 3-4nm
thick, makes the structure very sensitive to liquids coming in contact with
the surface. Exposure to developer solutions or solvents such as acetone and
isopropanol during device processing degrades the surface properties, result-
ing in poor device performance. In addition to this, the thin barrier is prone
to gate leakage through tunneling and surface defects. Also, unlike other
nitrides, AlN is easily attacked/etched by common alkaline processing solu-
tions, e.g AZ400K photoresist developer [76]. To overcome these problems, a
protection layer such as Al2O3 or Si3N4 is needed to protect the AlN surface
during device processing and also to minimise the gate leakage current. This
protection layer also can be used as a gate dielectric and surface passivation
for the devices.
2. High contact resistance: The formation of low Ohmic contacts resistance
on wide bandgap AlN barrier layer, 6:2eV, is dicult as compared to Al-
GaN or GaN, 3:4eV, layer. This problem is even more challenging with
the existence of the protection/passivation layers on the AlN surface. To be
able to form Ohmic contacts, these protection/passivation layers need to be
removed from areas where the contacts are to be formed. Since the 2DEG is
very near to the surface, a low damage process is preferred to etch/remove
these protection/passivation layers [78],[83].Chapter 1. Introduction 28
1.6 Research Goal and Objectives
In this project, the main focus of the research is to develop a reliable processing
technology for AlN/GaN-based devices for future high frequency power applica-
tions. As previously mentioned, AlN/GaN material system has superior proper-
ties as compared to conventional AlGaN/GaN material system. However, prob-
lems such as surface sensitivity, high leakage currents and high Ohmic contacts
currently limits the expected device performance. Hence, the objectives of the
research are described below;
1. To optimise the Ohmic contacts and device processing for AlGaN/GaN
HEMTs since its technology is a well established as compared to the Al-
N/GaN HEMTs. The techniques employed for AlGaN/GaN devices serve as
a foundation for the work on AlN/GaN devices.
2. To nd a suitable protection or passivation layer for fabrication of AlN/GaN
devices. A protection layer such as Al2O3 or Si3N4 is needed to protect the
AlN/GaN epilayer surface during device processing and to minimise the gate
leakage current. This protection layer also can be used as a gate dielectric
and surface passivation for the devices.
3. With the existing of protection/passivation layer on the AlN/GaN epilay-
ers, develop an alternative Ohmic contact processing recipe to obtain low
resistance Ohmic contacts.
4. To extract the small-signal equivalent circuit model values for both
AlN/GaN MOS-HEMTs and AlGaN/GaN MOS-HEMTs. The extracted
element values provide feedback for further device process optimisation.Chapter 1. Introduction 29
1.7 Thesis Structure
This thesis is divided into seven (6) chapters. Chapter 1 (this chapter) de-
scribes basic transistor structure, piezoelectric and spontaneous polarization ef-
fects, 2DEG formation, and the operation of GaN-based HEMT devices. The
chapter also gave an overview on the state of the art GaN-based HEMT technology
in particular for AlGaN/GaN-based HEMT technology and the new AlN/GaN-
based HEMT technology. The recent development of AlN/GaN-based devices was
also presented and reviewed, along with issues and problems which currently limit
the expected device performance. The aim and objectives of the research project
were also presented and discussed briey.
Chapter 2 describes the material structures and the processing techniques used
for fabrication of AlGaN/GaN HEMTs and AlN/GaN HEMTs grown on sapphire
substrates. The processing techniques include sample preparation, lithography,
mask plate production, metallisation, mesa isolation and annealing.
Chapter 3 gives an overview of Ohmic metal to semiconductor formation for GaN-
based heterostructures, and state of the art Ohmic contacts on the conventional
AlGaN/GaN as well as AlN/GaN HEMT structures. Ohmic contact processing
for both heterostructures will be described and discussed.
Chapter 4 focuses on the processing and characterisation of AlN/GaN MOS-
HEMT devices which employ thermally grown Al2O3 as a gate dielectric, and for
surface protection and passivation. The discussion covers a simplied gate wrap-
around method which was initially used for process development on the devices,
and processing for conventional AlGaN/GaN structures to provide comparative
data with the new barrier AlN/GaN structures. Process development for fabri-
cation of RF devices (which employ mesa isolation) will be also presented and
discussed.
Chapter 5 discusses the extraction of the small-signal equivalent circuit model
values for AlN/GaN MOS-HEMTs as well as AlGaN/GaN MOS-HEMTs to pro-
vide feedback for further device process optimisation.Chapter 1. Introduction 30
Finally, Chapter 6 provides summary of the research project as well as the dis-
cussion for the potential future work.Chapter 1. Introduction 31
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Table 1.4: State-of-the-art power performance AlGaN/GaN-based HEMTs
Power
LG, WG, Material Growth/ Density Frequency, PAE Ref.
m Substrate (PDmax), GHz %
W/mm
0:3, 450 MBE/Si (111) 7 10 52 [7]
0:3, 150 OMVPE/SiC 10:7 10 40 [5]
0:25, 100 MOCVD/6H-SiC 9:1 18 23:7 [29]
1:1, 200 LPMOCVD/4H-SiC 20 2 - [30]
0:55, 246 Cree HPSI SiC 41:4 4 60 [32]
0:1, 437:5 PAMBE/SiC 2:1 80:5 14 [33]
0:16, 275 MOCVD/- 10:5 40 34 [34]
0:16, 275 MBE/- 8:6 40 32 [34]
0:18, 100 MOCVD/4H-SiC 2:8 40 10 [35]
0:25, 100 MOCVD/SI 6H-SiC 6:7 18 26:6 [40]
0:25, 100 MOCVD/SI (0001)SiC 4 30 20 [41]
0:25, 100 MOCVD/SI (0001)SiC 6:4 20 16 [41]
0:14, 300 MOCVD/4H-SiC 4:6 10 46 [45]
0:35, 2000 MOCVD/6H-SiC 9:05 8 36:4 [47]
0:7, 150 PAMBE/SiC 7:3 10 36 [48]
0:7, 275 MOCVD/Al2O3 12 4 58 [6]
0:55, 500 MOCVD/SI SiC 20:5 4 60 [49]
0:7, 250 MOCVD/HR Si 12 2:14 52:7 [50]
0:35, 150 MOCVD/SiC 16:5 10 47 [51]
0:55, 246 MOCVD/SI SiC 30:6 8 49:6 [52]
0:55, 246 MOCVD/SI SiC 32:2 4 54:8 [52]
0:18, 275 - 5:7 30 45 [53]
1:1, 200 LPMOCVD/SI SiC 20 2 74 [54]
0:8, 1000 MOCVD/6H-SiC 4:1 5:4 36:4 [55]
0:4, 1000 MOCVD/HR Si 5:1 2 35 [56]
0:25, 300 MOCVD/4H-SiC 4:13 35 23 [57]Chapter 1. Introduction 33
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Fabrication Techniques
2.1 Introduction
Since this was the rst project on GaN-based HEMTs at the University of Glas-
gow, earlier work was spent on developing and optimising the basic process mod-
ules of this technology. This chapter describes the material structures and the
processing techniques used for fabrication of AlGaN/GaN HEMTs and AlN/GaN
HEMTs grown on sapphire substrate. The processing techniques include sample
preparation, lithography, mask plate production, metallisation, mesa isolation and
annealing.
2.2 Material Structure
The AlGaN/GaN and AlN/GaN HEMT structures used in this study were grown
by SVT Associaties, USA, using molecular beam epitaxy (MBE) on sapphire sub-
strate (0001). The electrical properties of the heterostructures were characterised
by SVT Associaties using Hall measurements at room temperature (RT). The
34Chapter 2. Fabrication Techniques 35
2DEG concentration (ns) and mobility () for both structures are given in Ta-
ble 2.1. As-grown sheet resistances (Rsh) are calculated using the following equa-
tion
Rsh =
1
qns
(2.1)
where q is the electron charge with value of 1:60210 19 C.
Table 2.1: Electrical Properties
Wafer 2DEG (ns), Mobility (), As-grownRsh,
Structure cm 2 cm2/V.s 
/
AlGaN/GaN HEMT 1:08  1013 1450 399
AlN/GaN HEMT 2:20  1013 1250 227
For the Al0:23Ga0:77N/GaN HEMT structure, the epitaxial layers consisted of (from
top to bottom), a 2nm GaN cap layer, 20nm Al0:23Ga0:77N, 2m GaN, and a thin
AlN buer layer as shown in Fig. 2.1(a).
For the all-binary AlN/GaN HEMT structure, the epitaxial layers consisted of
(from top to bottom), a 1nm GaN cap layer, 3 nm AlN, 3:8m GaN, and a thin
AlN buer layer as shown in Fig. 2.1(b). All of the layers for both structures were
undoped (or unintentionally doped).
In this work, two dierent device layout concepts, namely (i) a gate wrap-around
and (ii) a conventional HEMT employing mesa isolation step, were used for process
development and device optimisation. A gate wrap-around technique is used to
simplify device processing and is good for evaluating DC performance of new
material structures. While a conventional HEMT technique is used for evaluating
not only DC but also radio-frequency (RF) of HEMT structures. Device processing
techniques, wafer structures as well as device dimensions investigated in this work
are summarised in Table 2.2.Chapter 2. Fabrication Techniques 36
AlN Buffer Layer ~10 nm
2 µm GaN 
2DEG
Sapphire Substrate (0001)
20 nm Al0.23Ga0.77N
2 nm GaN
(a) Al0:23Ga0:77N/GaN HEMT
AlN Buffer Layer ~10 nm
3.8 µm GaN 
2DEG
Sapphire Substrate (0001)
3 nm AlN
1 nm GaN
(b) AlN/GaN HEMT
Figure 2.1: Schematic cross-section for both the AlGaN/GaN and AlN/GaN
epitaxial wafer structures.
2.3 Sample Preparation
During the fabrication, surface treatment and cleaning procedures of the sample
are very important and unavoidable. Two main reasons why sample preparation
is required prior to any processing, are (1) to remove native oxides which form
from the exposure of the semiconductor surface to air or other ambients, and (2)
to remove residues or debris which formed during the wafer cleaving. Due to
the high price of wafers, only a small piece/sample of wafer was used during the
processing. The price for a single 50:8mm diameter wafer of AlGaN/GaN HEMT
and AlN/GaN HEMT is approximately $2500 and $3000 respectively. Therefore,
a single 50:8mm diameter wafer was cleaved into 10mm10mm samples.
In this project, dierent sample preparation procedures were used for AlGaN/GaN
and AlN/GaN HEMT structures. For the AlGaN/GaN wafer sample, a standard
procedure cleaning was used. The wafer sample was placed in a beaker which
contained of acetone, followed by isopropyl alcohol (IPA). All the organic solvent
cleanings were conducted in an ultrasonic water bath for 5mins to remove andChapter 2. Fabrication Techniques 37
Table 2.2: Summary of structures/device geometries investigated in this
project
Device Concept
Device
Wafer Structure
Device
Processing Dimension
Technique (LG, WG)m
Gate Wrap-
Unprotected HEMT
AlGaN/GaN
3, 100
around HEMT AlN/GaN
Gate Wrap- Protected
AlN/GaN 3, 100
around HEMT MOS-HEMT
Mesa Unprotected
AlN/GaN 3, 2100
MOS-HEMT mesa sidewall
Mesa Protected
AlN/GaN 3, 2100
MOS-HEMT mesa sidewall
Mesa Protected
AlN/GaN 0:5, 2100
MOS-HEMT mesa sidewall
Mesa Protected
AlN/GaN 0:5, 2200
MOS-HEMT mesa sidewall
Mesa Protected
AlN/GaN 0:2, 2100
MOS-HEMT mesa sidewall
Mesa Protected
AlN/GaN 0:2, 2200
MOS-HEMT mesa sidewall
Mesa Protected
AlGaN/GaN 0:5, 2200
MOS-HEMT mesa sidewall
Mesa Protected
AlGaN/GaN 0:2, 2200
MOS-HEMT mesa sidewall
clean any organic contaminants from the sample surface. Then, the cleaning pro-
cedure was completed with rinsing the sample with the de-ionised (DI) water and
blown dry with nitrogen, N2, gun. While for AlN/GaN structure, only DI water
was used during the cleaning procedure due to surface sensitivity of its epilayer
surface which will be explained detail in sub-section 4.2.2. De-oxidation process
was then done on the AlN/GaN HEMT sample using HCl:4H2O prior to deposition
of aluminium (Al). The need for Al will be explained in sub-section 4.2.3.Chapter 2. Fabrication Techniques 38
2.4 Lithography
Lithography is a fundamental process in the fabrication of any semiconductor de-
vice. It involves the process of transferring patterns on a mask to a thin layer
of resist, covering the semiconductor wafer surface. The lithography process can
be done either by using optical or electron beam (e-beam) lithography. In this
project, optical lithography was used for process development of GaN-based de-
vices because it is fast and has the required alignment accuracy for the large gate
length (>1m). The use of e-beam lithography on the other hand was only for the
fabrication of submicron devices later in the project after good device performance
had been obtained for larger gate devices.
2.4.1 Optical Lithography
Optical lithography is also known as a photolithography. The process involves
transferring of patterns on the mask plate to the wafer surface. The process
steps involved are wafer cleaning, photoresist coating, soft baking, mask exposure,
photoresist development, oxygen ashing, and post baking.
Photoresist is a radiation-sensitive compound. There are two types of resist, pos-
itive or negative photoresist depending on how they react to the ultraviolet (UV)
light/radiation. For positive photoresists, the exposed regions become more solu-
ble in developer solutions and thus more easily removed during the development
process. As a result, the patterns formed in the positive resist are the same as
those on the mask. For negative photoresists, the exposed regions become less
soluble in developer solutions and thus more dicult to be removed during the
development process. The patterns formed in the negative resist are the reverse
of the mask patterns.
The photoresist used for this project was Shipley S1818. It is a positive pho-
toresist and was chosen because of its well developed process in the JWNC. TheChapter 2. Fabrication Techniques 39
optical lithography processing starts with the sample cleaning prior to the pho-
toresist coating. The mask plate is also cleaned prior to the mask exposure. To
form a good patterning, the original mask (the chrome mask plate) was used in
this project. After cleaning, the photoresist is applied to the wafer surface with
constant spinning speed at 4000rpm for 2mins. The purpose of this was to ensure
that the photoresist coating was uniform on the wafer surface. This results in
a thickness of 1:8m. After the spinning step, the sample is baked at 65 C for
2mins on the hotplate to remove the solvent from the resist lm and to increase
resist adhesion to the wafer. Then, the sample is aligned with respect to the mask
in Karl Suss MA6 mask aligner machine.
When the sample is correctly aligned to the pattern on the mask, the sample is
brought into contact with the mask and the photoresist is exposed to the UV
light for 5secs. The exposed resist is dissolved in the developer solution which
contained of Shipley Microposit Developer Concentrate:H2O. The sample is then
rinsed with the DI water and dried with N2 gun.
2.4.2 Electron Beam Lithography
Electron beam lithography (EBL) is primarily used for mask plate production.
However, due to submicron or deep submicron patterning requirements, the tech-
nique can be used to write a direct pattern onto the resist covering the wafer
surface by a focused electron beam without a mask plate. The advantages of this
technique include patterning of submicron and deep submicron features, highly au-
tomated and precisely controlled operation, positioning/alignment accuracy, ultra
high resolution, direct patterning on a semiconductor wafer without using a mask
plate, and can be easily accessible for corrections since the layout design for EBL
are stored and used electronically in the machine tool system. The disadvantages
include low throughput, high of cost operation, complicated and time consuming
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The resists used for electron beam (e-beam) lithography are polymers. The be-
haviour of an e-beam resist is similar to the photoresist, that is, a chemical or
physical change is induced in the resist by irradiation which allows the resist
to be patterned. For a positive electron resist, the polymer-electron interaction
causes chemical bonds to be broken to form shorter molecular fragments which are
more easily dissolved by the developer solution during development process. For
a negative electron resist, the irradiation causes radiation-induced polymer link-
ing which creates a complex three-dimensional structure and makes the irradiated
resist more dicult to be dissolved during the development process as compared
to the nonirradiated resist.
Fig. 2.2 shows the summary of data prosesing ow for e-beam submission job
used in this project. After creating a pattern le in L-Edit computer-aided de-
sign (CAD) software, it is exported in the GDSII le format. Then the pattern is
fractured in Computer Aided Transformation Software (CATS), and the nal frac-
tured pattern layout with a given substrate size, dose, beam size and resolution is
done in Belle software [84]. The Leica VB6 Ultra High Resolution Extremely Wide
Field (UWF) machine tool writes the pattern directly onto the resist covering the
wafer sample.
In this project, the poly methyl methacrylates (PMMA) was used as a e-beam
resist for the ohmic and gate metal lifto processes during submicron device fab-
rication. PMMA is a positive resist. PMMA is supplied as powders which are
dissolved in solvents (mainly ethyl lactate) to provide dierent concentrations.
Details of the e-beam lithography process using PMMA bilayers will be discussed
in sub-section 2.7.
2.4.3 Alignment
It is well known that almost any microscale device or structure requires more
than one pattern or level step of fabrication. For example, the fabrication of
completed HEMT devices may involve six or more of dierent processing steps.Chapter 2. Fabrication Techniques 41
Submission job for
wafer substrate using VB6
Belle
CATS fracture
Pattern design in
GDSII format
Figure 2.2: Data processing ow for e-beam submission job.
In order to make functional devices the patterns for dierent lithography steps
that belong to a single device structure must be aligned to one another. The rst
pattern transferred to a wafer usually includes a set of alignment marks which are
used as a reference when aligning the subsequent patterns to the rst pattern. It is
important for each alignment mark on the wafer and the subsequent mask/pattern
to be labelled so it is more easier to be identied during the alignment/positioning.
Alignment accuracy of the MA6 is 0:25m and the VB6 is 0:5nm [85]. Fig. 2.3
shows an example of complete transistor layout design in L-Edit with a set of
photolithography and e-beam markers.
2.5 Mask Plate
As previously mentioned, the mask plate is required for patterning the photoresist
during photolithography process. After creating a pattern le in L-Edit CAD
software, it is exported in the GDSII le format. The pattern is then fractured
in CATS, and the fractured pattern with a given substrate plate/mask size, dose
and resolusion is handled in Belle software [84]. Technical sta of JWNC are
responsible for the processing of mask plates beyond the CAD design and e-beam
job submission. The submitted pattern is written using Leica Electron BeamChapter 2. Fabrication Techniques 42
(c) Ohmic - rough and fine markers
(d) E-beam lithography markers
(b) Rectangular 
box for rough 
alignment
(f) Small square box for 
fine e-beam alignment
(e) Cross for rough 
e-beam alignment 
(a) Photolithography markers
Figure 2.3: An example of complete device layout design in L-Edit with a
set of photolithography and e-beam markers. (a) A set of photolithography
markers, (b) A big rectangular box for rough alignment during photolithograpy
processing, (c) Fine and rough alignment for Ohmic step, (d) A set of e-beam
markers, (e) A big cross for rough e-beam alignment, and (f) A small box for
ne e-beam alignment.
Pattern Generator 5 (EBPG 5) on the specied size of mask plate. The process
consists of patterning a quartz mask with chrome on one surface and e-beam resist
on top of the chrome. The chrome is then etched away using a chemical wet etch
and then the remaining resist removed in a barrel asher leaving the original pattern
transferred into the chrome. Fig. 2.4 shows the summary of data prosesing ow
for mask plate job submission.Chapter 2. Fabrication Techniques 43
Submission job for
mask plate using EBPG 5
Belle
CATS fracture
Pattern design in
GDSII format
Figure 2.4: Data processing ow for mask plate job submission.
2.6 Metallisation
Metal deposition onto semiconductor wafers or samples can be carried out in sev-
eral dierent ways including thermal or electron beam evaporation and sputter-
ing. In this project, electron beam evaporation was employed for metallisation
process either by using a Plassys MEB 450 electron beam evaporator (Plassys I)
or a Plassys MEB 550S (Plassys II). The lifto technique is commonly employed
for metallisation process. This technique is simple and easy for patterning met-
als that are deposited. A pattern is dened on a substrate using photoresist or
e-beam resist. A metal is blanket-deposited all over the substrate covering the
photoresist/e-beam resist and areas in which the photoresist/e-beam resist has
been cleared. During the lifto process, the photoresist/e-beam resist under the
metal is removed with solvent (e.g. acetone), taking the metal with it, and leav-
ing only the metal which was deposited directly on the substrate. In this work,
two dierent processes for lifto were developed, which are (1) lifto using S1818
photoresist for optical lithography, and (2) lifto using PMMA e-beam resist for
electron beam lithography.Chapter 2. Fabrication Techniques 44
2.6.1 Lifto technique using S1818 photoresist
A chlorobenzene soak prior to exposure of S1818 photoresist is a very well de-
veloped technique used for lift-o process but it is not really recommended to
use since it has potential hazards to the user. Basically, the sample is soaked in
chlorobenzene either prior to UV exposure or just after, but prior to process de-
velopment. In either case, the sample is rinsed with DI water, and dried with N2
gun. During the chlorobenzene soak, the top surface of the photoresist is chem-
ically modied to develop at a slower rate than the underlying resist. After the
development, the photoresist result should be an undercut prole.
In this project, a new process for metal lifto was developed to avoid using the
chlorobenzene soak. The standard optical lithography process as described in
sub-section 2.4.1 was used but in this case the sample is soaked in the developer
solution for 1min prior to the UV exposure. The sample is then rinsed with the
DI water and dried with the N2 gun. Then, the sample is exposed with UV light
using MA6 machine. This technique is illustrated in Fig. 2.5.
The exposed resist is dissolved in the developer solution, Shipley Microposit De-
veloper Concentrate:H2O. The soak in developer solution step causes a hardening
of the upper layer of the un-exposed photoresist (i.e. similar eect done by the
chlorobenzene soak). Once developed the photoresist prole exhibits an undercut
created by an increased development time as shown in Fig. 2.5(b). The sample is
then rinsed with the DI water and dried with N2 gun.
After the development, the sample is ashed in the Oxygen Barrel Asher at 40W
for 3mins to remove the resist residues. The metal contacts are then formed by
evaporation either using Plassys I or Plassys II. After the metal evaporation, the
sample is placed in a beaker which is lled with warm acetone. The lifto process
is done in warm water bath at 50 C. Fig. 2.5 shows the new lifto process in which
a key step is for the coated sample to be soaked in the developer solution. The
method is simple and with less hazards as compared to the conventional S1818Chapter 2. Fabrication Techniques 45
lifto process using chlorobenzene. An example of the top-view inspection under
optical microscope after metallisation lifto is shown in Fig. 2.6.
(b) (a)
Substrate
S1818 Photoresist
Substrate
undercut profile
(c)
Metal Evaporation
Substrate
(d)
Substrate
Figure 2.5: S1818 photoresist lifto technique processing summary: (a) S1818
layer coating, pre-bake and soak in the developer solution, (b) After S1818
development, (c) Metal evaporation, and (d) Metal lifto.
Figure 2.6: Optical microscope picture after the metal lifto process.
2.6.2 Lifto technique using PMMA e-beam resist
On this project, the poly methyl methacrylates (PMMA) was used as a electron-
beam (e-beam) resist for the ohmic and gate metal lifto processes during submi-
cron device fabrication. PMMA is a positive resist. The two standard molecular
weights of PMMA used in the JWNC are 2041 molecular weight (MW)=345k
and 2010 MW=90k [85]. PMMA is supplied as powders which are dissolved in
solvents (mainly ethyl lactate) to provide dierent concentrations. The developer
solution for PMMA is a 4-methylpentan-2-one (methyl isobutyl ketone or MIBK,
C6H12O) and IPA. For a lifto process, bilayers of PMMA are used. The bottomChapter 2. Fabrication Techniques 46
layer has lower MW and higher concentration, in this case PMMA 2010 is used
and for the top layer PMMA 2041, which has higher MW and lower concentration.
To produce good lifto, an under-cut resist prole is needed to avoid coating the
sidewall of the resist during the metal evaporation step. This is particularly true
for such high beam energies (100kV) which used in VB6 machine tool during the
patterning where the sidewall prole is normally extremely vertical.
The lifto process starts with rst layer coating with PMMA 2010 on the clean
wafer surface. Once coated the sample is placed in oven at 180 C for 30mins.
After baking, the second layer of PMMA 2041 is spun on the same sample, followed
with the second baking in oven at 180 C for 90mins. The baking step is needed
to evaporate the solvent from the resist lm. To avoid electron charging eect
on sapphire substrate (for transparent substrate), a very thin layer of aluminium,
30nm, is deposited on top of the wafer sample before submitting to the VB6.
After the exposure, the thin conductive layer Al is etched by CD-26 for 5mins,
followed by rinsing with the DI water, and drying with the N2 gun. Then, the
wafer sample is developed using 2MIBK:IPA solution for 45secs at 23 C. The
exposed regions (the short chain molecules) are dissolved during the development
process.
After the development, the sample is ashed in the Oxygen Barrel Asher at 40W
for 30secs to remove resist residues. The de-oxidation process is done on the
wafer sample using HCl:4H2O prior to gate metal deposition. Gate metal contacts
are formed by evaporation of Ni/Au. After the metal evaporation, the sample is
placed in a beaker which is lled with warm acetone. The lifto process is done in
warm water bath at 50 C. Fig. 2.7 shows the process summary of PMMA bilayers
used for the lifto process and an example of a pattern design in L-Edit with the
scanning electron microscope (SEM) of gate metallisation after the lifto proses
is shown in Fig. 2.8.Chapter 2. Fabrication Techniques 47
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Metal Evaporation
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(b) (a)
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PMMA 2010
PMMA 2040
Substrate
undercut profile
Substrate
(d)
Figure 2.7: PMMA bilayers lifto process summary: (a) First and second lay-
ers of PMMA coating, (b) E-beam resists development, (c) Metal evaporation,
and (d) Metal lifto.
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Figure 2.8: An example of pattern design in L-Edit. (Inset) Gate metallisation
after the lifto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2.7 Device Isolation
In processing HEMT devices, device isolation is an important step to isolate indi-
vidual devices from each other. In order to obtain a good electrical isolation, the
semiconductor should be etched down to the semi-insulating buer layer, which
typically is around 150-200nm etch depth. In the case of GaN-based HEMTs, the
etch is performed mostly to the insulating GaN buer layer as shown in Fig. 2.9-the
inset diagram. Due to the chemical stability of group III-nitride semiconductors,
it is dicult to etch the materials using wet etch techniques and so dry etching
is the dominant technique especially for the mesa structure process. Reactive
ion etch (RIE) and inductively coupled plasma (ICP) etching have been widely
used and studied to etch the III-nitride materials. ICP etching oers low damage
etch compared to the RIE. The most common gas used is chlorine-based or chlo-
rine based mixture gas such as Cl2/Ar, Cl2/BCl3/Ar, SiCl4/Ar, CH4/H2. High
etch rates, anisotropic proles, and low damage etching have been achieved if the
etching conditions such as radio-frequency (RF) power, direct-current (DC) bias,
pressure, gas mixtures, and ow rate are precisely controlled [86],[87].
In this project, the etch optimisations on AlGaN/GaN and AlN/GaN HEMTs
were conducted for the mesa structure to produce the accurate condition recipes
for both heterostructures. The fabrication starts with the sample cleaning as
discussed in Section 2.3. The S1818 photoresist is spun on the sample surface.
After the resist spinning step, the sample is baked at 65 C for 2mins. Then,
the sample is exposed to UV light using MA6. The exposed sample is developed
for 75secs to form the desired pattern. The sample is then rinsed with DI water
and dried with N2 gun. The sample is ashed using the oxygen barrel asher in an
O2 environment. Post baking at 90 C for 3mins on the hotplate is done on the
sample prior to dry etching step. When the sample is ready, it is etched with given
condition parameters such as gases type, gas ow, RF power, and pressure. After
the etching, the resist is removed and followed with the etch depth measurement
using Dektak prolometer.Chapter 2. Fabrication Techniques 49
Table 2.3 summarises the dry etching process. At rst, the etching tests were done
using ET430 RIE with gas mixtures of CH4/H2 =5/25sccm, but very low etched
rate and poor etched surfaces have been obtained. It seems there was an interaction
between CH4/H2 with AlGaN and GaN, resulting in very poor etched surfaces.
Then, SiCl4 was chosen for the etching optimisation. The System 100 RIE (T-
Gate) machine was used since it has faster etch rate as compared to other dry etch
machines which are available in JWNC. The optimised chamber conditions is RF
power of 75W, gas ow rate of 30sccm, pressure of 30mT and DC bias of 295V.
This results in etch rate of 4nm/min and 3:5nm/min for AlGaN/GaN and
AlN/GaN structures respectively. Fig. 2.9 shows the SEM images of the etched
AlN/GaN surfaces with an S1818 mask.
Table 2.3: Results summary of the dry etching process
Dry Etch Conditions
Etch Rate/Remarks
Machine Parameters
CH4/H2 =5/25sccm very low etch rate
ET430 RIE 200W, 40mT poor etched surfaces
DC bias 900V
SiCl4 =10sccm 1:4-1:7nm/min
S100 RIE 200W, 40mT good etched surfaces
DC bias 900V
SiCl4 =10sccm 40nm/min
S100 (T-Gate) 200W, 40mT good etched surfaces
DC bias 900V
SiCl4 =30sccm AlGaN/GaN HEMT 4nm/min
S100 (T-Gate) 75W, 30mT AlN/GaN HEMT 3:5nm/min
DC bias 295V good etched surfaces
2.8 Annealing
Rapid Thermal Anneal (RTA) is used not only for the formation of Ohmic contacts
but also for recovering the electrical properties of the devices damaged by etching
process (e.g. during the mesa isolation step). For Ohmic contacts, the annealing is
carried out in N2/H2 environment for 30-60secs. For the annealed Ohmic contactsChapter 2. Fabrication Techniques 50
3.8 µm GaN 
2DEG
3 nm AlN
1 nm GaN
Etch Etch
S1818
S1818
GaN
10 µm
Etched surface GaN
Figure 2.9: SEM micrograph of the etched AlN/GaN HEMT surface with
S1818 etch mask. (Inset) Schematic cross-section view.
under the optimised conditions in RTA chamber, the contact resistance can be
reduced due to alloying. In this project, the equipment used for the annealing
was the Joint Industrial Processors for Electronics (JIP ELEC) JetFirst system
and the temperature used was 800 C. Details of the Ohmic contact formation for
GaN-based HEMTs are discussed in Chapter 4.
2.9 Summary
The material structures used in this project have been described. The fabrication
techniques for both AlGaN/GaN HEMTs and AlN/GaN HEMTs also have been
described and discussed. In general, the developed techniques for the conventional
AlGaN/GaN HEMTs can be used for the new barrier AlN/GaN HEMTs with the
exception of the sample preparation. This is attributed to surface sensitivity of
AlN/GaN epilayers which will be discussed in Chapters 4 and 5.Chapter 3
Ohmic Contact Formation
3.1 Introduction
Optimal performance of GaN-based HEMT devices requires the use of low-resistance,
thermally stable Ohmic contacts with smooth surface morphology. This is required
for the following reasons: (1) to obtain the maximum value of drain current,
IDSmax, (2) to reduce the On-resistance, (3) to minimise the power dissipation in
the Ohmic contacts because of the high current densities, and (4) to obtain the
maximum value of extrinsic transconductance, Gm, which results in the enhance-
ment of the current gain cut-o frequency, fT, as well as maximum frequency
of oscillation, fMAX, of the devices. For these reasons, Ohmic contact optimisa-
tion processing for HEMT and MOS-HEMT in the GaN-based material systems
is crucial to achieving good device performance. This chapter describes metal to
semiconductor contact formation in the III-nitrides heterostructures. The trans-
mission line method (TLM) for characterising Ohmic contacts will be described
and discussed. Finally, a review of Ohmic contacts for both AlGaN/GaN HEMTs
and AlN/GaN HEMTs will be presented, and the Ohmic contact processing for
these structures will be described and discussed.
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3.2 Metal/Semiconductor Contact Formation
When a metal makes intimate contact with an n-type semiconductor, the Fermi
levels (EF) in the two materials must be equal at thermal equilibrium. In addi-
tion, the vacuum level must be continuous. These two requirements determine a
unique energy band diagram for the ideal metal-semiconductor contact, as shown
in Fig. 3.1. For this ideal case, the Schottky barrier height (SBH) qbn and is
given by [2]
qbn = qm   q (3.1)
where qm is the metal work function and q is the electron anity. Electrons
start to ow from the semiconductor into the metal until the Fermi energies of
both solids are equal (equilibrium condition). In the semiconductor, a space charge
region is formed due to ionized donors. In contrast, the electrons for a negative
surface charge in the metal layer creating an electric eld associated with an electric
potential gradient which gives rise to a bending of the bands. The amount of band
bending is called the built-in potential qVbi i.e. the built-in potential that is seen
by electrons in the conduction band trying to move into the metal, and is given
by [2]
qVbi = qbn   qV (3.2)
where qV is the distance between the bottom of the conduction band (EC) and
the Fermi level (EF).
There are several ways in which carriers can be transported across a metal-
semiconductor junction [88].
i. Thermionic emission (TE), i.e. transport of carriers from the semiconductor
over the top of the SBH into the metal.Chapter 3. Ohmic Contact Formation 53
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Figure 3.1: Energy band diagram of a metal-semiconductor (n-type) contact
in thermal equilibrium.
ii. Thermionic eld emission (TFE), i.e. the tunneling of hot carriers through
the top of the SBH (when high doping levels narrow the depletion layer (w)).
iii. Field Emission (FE), i.e. carrier tunneling through the whole SBH, which is
the preferred mode of current transport in Ohmic contacts.
In practical rectifying Schottky diodes with moderately doped semiconductors and
moderate operating temperatures, TE is the dominant process of current trans-
port. If a very high doping concentration of the semiconductor material drastically
increases the tunneling probability, TFE will become the dominant mechanism of
the electron ow. This special kind of current transport is fundamental for Ohmic
contacts. The current density-voltage (J-V) characteristics given by the thermionic
emission theory [2]:
J = JS(e
qV
nkBT   1) (3.3)
where JS is the saturation current density, q is the electron charge, V is the applied
voltage i.e. positive for forward bias and negative for reverse bias, T is the tem-
perature and kB the Boltzmann constant. The ideality factor n is approximately
independent of V and greater than unity. The saturation current density JS isChapter 3. Ohmic Contact Formation 54
given by Eqn. 3.4 [2]
JS = A
T
2e
 
qbnV
kBT (3.4)
where A is the eective Richardson constant. For bias greater than 3kBT/q, the
J-V characteristics can be approximately written in a simpler form:
J = JS(e
qV
nkBT ) (3.5)
According to this analysis, the reverse current density of an ideal metal-semiconductor
contact should saturate at the value JS. However, practical diodes normally show
great deviations from this ideal behavior.
On the other hand, the electrical properties of the non-rectifying contacts i.e.
Ohmic contacts, are characterised by their specic contact resistance C, dened
as [2]
C =

@J
@V
 1
V =0

   cm
2 (3.6)
For metal-semiconductor contacts with low doping concentrations, the thermionic
emission current dominates the current transport, as given by Eqn. 3.4. Therefore,
C =
k
qAT
exp

qbn
kT

(3.7)
Hence, the formation of low-resistance Ohmic contacts can be achieved by low-
ering the SBH. Ohmic contacts to wide bandgap materials (e.g. III-nitrides) are
generally more dicult to obtain compared to conventional semiconductors, be-
cause there are no metals with low-enough work function to yield a low barrier
height. Therefore the practical way to obtain a low resistance Ohmic contact
is to increase the doping level near the metal-semiconductor interface to a veryChapter 3. Ohmic Contact Formation 55
high level. So in some cases a highly doped GaN layer is placed at the top of
AlGaN/GaN heterostructure in an eort to lower the barrier height.
3.3 Transmission Line Model
Transmission Line Model (TLM) is the commonly used method to assess the elec-
trical properties as well as the quality of the Ohmic contacts [89]. The method
was proposed by Reeves and Harrison [90]. In this work, the Ohmic contact re-
sistance was measured on the linear TLM test structures using Agilent's B1500A
Semiconductor Parameter Analyzer at room temperature. A schematic diagram
of the TLM test structure is shown in Fig. 3.2. It consists of rectangular metal
contact pads with increasing spacing between them, L, while W is the contact pad
width, d is the contact pad length and Z is the semiconductor mesa width.
Substrate
L1 L2
Mesa Metal Contact
(a) TLM top-view
(b) TLM cross-section-view
L3 L4
W d
Z
Figure 3.2: Schematic of TLM test structure
The four point probe method, where a constant current is supplied by two probes
and a second set of probes are used to measure the voltage drop, is used to measure
the total resistance, RT, between two neighbouring pads separated by a distance
L and is given by Eqn. 3.8
RT =
2RskLT
W
+
RshL
W
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(a) TLM pattern with mesa etching
Metal Metal Ie
Metal Metal Ie
(b) TLM pattern without mesa etching
Metal
W
d
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Z - W = δ 
Figure 3.3: Current ow in TLM pattern structure (a) with and (b) without
having a mesa etch.
where Rsh and Rsk are the semiconductor sheet resistance between the contact
pads and under the contact pads respectively, LT is the transfer length, and c is
the specic contact resistivity at the metal-semiconductor interface. LT refers to
the distance across which most of the current transfers into the contact pads from
the semiconductor and vice versa. All voltage-drops in the horizontal direction
are attributed to the current ow in Rsh while the voltage drop in the vertical
direction, perpendicular to the plane of the current is due to c.
By plotting RT as a function of L, a linear t to the data as shown in Fig. 3.4 can
be made. Eqn. 3.8 can also be written as
RT = 2RC + Rsh
L
W
(3.9)
where RC is the contact resistance. The slope of the line in Fig. 3.4 gives the value
of Rsh/W and the intercept with y-axis gives the value of 2RC. The intercept withChapter 3. Ohmic Contact Formation 57
x-axis is called Lx and it is related to the transfer length LT as:
Lx =
2RCW
Rsk
= 2LT (3.10)
If the pad contact length d is much greater than the transfer length, LT, (dLT)
the eective contact area is approximately WLT instead of Wd. Thus, the specic
contact resistivity from the above expression becomes:
c = RCWLT =
(RCW)2
Rsk
(3.11)
Since in practice c can be measured for semiconductors then the contact resis-
tance can be calculated. It is to be noted that the value of RC is independent of
the contact length d, and only depends on its width i.e. only on the dimension
perpendicular to the current ow. In order to normalise the contact resistance,
the value of RC is multiplied with W to obtain a value in 
.mm.
For TLM measurements accuracy, the rectangular TLM test patterns should sit
on the mesa-isolated structure. This is because the mesa structure connes the
current ow within one mesa and the current direction perpendicular to the edge
of the metal contacts. In other words, the current ows laterally from one contact
to the other contact as shown in Fig. 3.3(a).
It is important to note that, the Eqn. 3.8 is only valid for the one-dimensional
transmission line model (1D-TLM). The 1D-TLM is based on the assumption that
the current only ows laterally from one contact to the other contact, assuming the
contact metal width (W) is identical with the semiconductor mesa width (Z), i.e.
W=Z. Practically, these conditions are not veried as there is always lithography
alignment tolerance that need to be considered during processing.
In the case of W smaller than Z, i.e. Z-W=, the lateral current crowding
occurs in the gap () between the contact edge and the semiconductor mesa,
producing parasitic eects. To provide more accurate extraction of the specic
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approach which includes lateral current crowding in the  region around the contact
should be adopted in the TLM analysis.
According to previous works by Loh et al [91] and Chor et al [92], the 1D-TLM
analysis is applicable if  W, in which the eects of lateral current crowding
can be neglected. However, for a larger /W ratio, the lateral current crowding
eects becomes signicant and should be included in the TLM analysis to give
more accurate c extraction. If the mesa structure is to be avoided to simplify
processing, the circular TLM can be employed [93].
On this project, linear TLM without mesa was used to provide quick turnaround
results in the optimisation of the processing, since Ohmic contacts on wide-bandgap
GaN are high (>0:4
.mm). For nal device evaluation (detail in section 4.3),
mesa isolation was also used with linear TLM. Comparing results of linear TLM
with and without mesa isolation, the contact resistances for the mesa-isolated
structures were 0:950:07
.mm (wafer A) and 0:760:26
.mm (wafer B), two
times higher than the optimised contact resistance of the un-isolated structures
(0:490:01
.mm). Therefore note that the extracted results from linear TLM
described in this section are therefore only indicative and were only useful for
process development and optimisation.
Gradient = 
Rsh 
W 
R
T
,
 
Ω
 
Gap spacing (L), µm  
L1  L2  L3  L4 
2RC 
2LT 
Fitted Resistance  
Figure 3.4: An example of a plot of total resistance as a function of TLM pad
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3.3.1 A Review of Ohmics on AlGaN/GaN HEMT
For the last decade, research for obtaining low resistance Ohmic contacts to the
AlGaN/GaN heterostructures has received great attention and studied intensively
by universities and industries. As a wide bandgap material, formation of low
resistance Ohmic contacts to AlGaN/GaN is challenging. Various eorts have been
reported in forming good Ohmic contacts to these heterostructures. Generally,
the metallisation schemes used for making Ohmic contacts on AlGaN/GaN are
originally taken from the optimised Ohmic contact processing used for GaN or
n-type GaN. The earliest metals used for Ohmic studies for n-type GaN were
Al [94], [95], Ti [96], and Ti/Al [94]. Both Ti and Al have relatively low work
functions (Al=4:28eV and Ti=4:33eV) and react with the n-type GaN material
to form low Ohmic resistances at high annealing temperature.
With further research on Ohmic contacts on n-type GaN, Fan et al. [97] introduced
a new metallisation stack, Ti/Al/Ni/Au, in which two more additional metal lay-
ers (Ni/Au) are added on top of Ti/Al layers. This new metal stack produced
very low resistance with specic resistivity values of c 8:910 8 
.cm2 at the
optimal annealing temperature. Since then, a standard Ti/Al/X/Au metallisa-
tion scheme (e.g. X is Pt, Ni, Mo) such as Ti/Al/Pt/Au [98], Ti/Al/Ni/Au [99],
Ti/Al/Mo/Au [100], and other variants as reported in Table 3.1 is used for n-type
GaN and AlGaN/GaN heterostructures. Each of these metal stacks has their own
specic role in obtaining the Ohmic behaviour and this is described below;
Titanium To react with N in AlGaN barrier layer to form TiN which has a
lower work function, lowering the SBH and therefore helping in contact
formation. It also creates N vacancies so that the AlGaN material un-
derneath the contact becomes highly n-doped, enabling electrons to tunnel
through the remaining thin potential barrier which separates them from the
2DEG [96],[101].
Al To react with Ti to form an Al3Ti layer that prevents oxidation of the underly-
ing Ti layer [96] and helps in contact formation [101]. It also reacts with theChapter 3. Ohmic Contact Formation 60
semiconductor to form AlN, resulting in N vacancies, which yields a heavily
doped interface underneath the contact, enabling electrons to tunnel easily
to the 2DEG [94].
Pt, Ni, Ti or Mo To prevent the indiusion Au and outdiusion of Al, and the
intermixing of Al and Au. The metal layer also plays an important role in
forming good contact resistance as well as good surface morphology of the
Ohmic contacts after annealed at high temperature [100].
Au To prevent oxidation for Ti and Al metals during high annealing temperature
and to improve the Ohmic contacts conductivity [102].
~2-3 µm GaN 
~20-30 nm AlGaN
2DEG
GaN
Al  Ga  N
Ti
Al
Ni
Au
TiN
TiAl
Al2Au
AlN
Figure 3.5: Reactions among dierent metals (Ti/Al/Ni/Au) and the semi-
conductor at high annealing temperature.
Fig. 3.5 shows the reactions among dierent metals for Ti/Al/Ni/Au metallisa-
tion stacks, after high annealing temperature as reported in [101],[103]. It was
concluded that the formation of TiN, TiAl, AlN and Al2Au alloys due to both
in- and out-diusion of Ti and Al are responsible for the formation of Ohmic be-
haviour in the AlGaN/GaN heterostructures. In addition, the formation of the
alloys also creates N vacancies that are known to act as a n-type dopants under-
neath the contact and therefore help the electrons to easily tunnel through the
remaining thin AlGaN layer [94],[96],[101].
A summary of the state of the art Ohmic contacts on AlGaN/GaN heterostructures
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in the literature are varied because of the various factors aecting the contact
resistivity such as the type of metallisation stacks used as well as their thicknesses,
semiconductor quality (e.g. 2DEG and mobility), Ohmic recessing i.e. etching
the AlGaN layer, n-type dopant in the semiconductors, surface pre-treatments
prior to Ohmic metallisation, and thermal annealing conditions (e.g. time and
temperature).
3.3.2 A Review of Ohmics on AlN/GaN HEMT
In general, formation of good Ohmic contact to AlN/GaN-based devices is dif-
cult, due to having a wide bandgap AlN (6:2eV) as a barrier layer, as com-
pared to conventional AlGaN/GaN-based devices. This diculty has been one
of the major obstacles in fabricating high performance AlN/GaN HEMTs, and
is yet to be completely overcome. In the earlier research of Ohmic contacts on
AlN/GaN structures, Xing et al. [61] reported that Ohmic contact formation to
AlN/GaN heterostuctures depends on its 2DEG mobility. Contact resistance as
low as 0:36
.mm was obtained on a 3nm AlN/GaN sample with mobility of
300cm2/V.s at 860 C, while sample with mobility of 1000cm2/V.s resulted in an
open circuit after annealing at 860 C. Zimmermann et al. [112] suggested that
the nonuniformity of the AlN layer, having thin and thick areas of AlN across a
sample, gave low RC value for the low mobility heterostructures. This thin AlN
allows the metals to penetrate easily to the semiconductor and forming contact to
the 2DEG during annealing.
With improvement in material growth, formation of low contact resistances on
the high quality AlN/GaN heterostructures becomes challenging. This means,
in low defects/dislocations area it is dicult for electrons to tunnel through the
2DEG. The rst study on formation of Ohmic contacts to high quality AlN/GaN
heterostructures with ns >11013 cm 2 and >900cm2/V.s was carried out by
Zimmermann et al. [112]. The authors found a dependence of contact resistance
with the annealing temperatures, AlN thickness and 2DEG mobility. Similar ob-
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the AlN thickness has an impact on Ohmic contact formation to AlN/GaN het-
erostructres.
Optimisation of the Ohmic contact processing on AlN/GaN-based MOS-HEMTs
and/or MIS-HEMT structures also has been reported. Due to surface sensitivity
of AlN/GaN epilayers, protection layers such as Si3N4 and Al2O3 are needed to
protect the structure during processing [78],[79]. However, in the presence of these
protective/passivation layers covering the AlN surface structure, formation of low
Ohmic resistance source and drain contacts can be challenging. These protective/-
passivation layers need to be removed or etched prior to Ohmic metallisation. The
etching of Al2O3 is dicult and only very well optimised processes such as using
a timed low-power inductively coupled plasma (ICP) to etch the atomic layer de-
posited (ALD) Al2O3 layer prior to Ohmic metallisation produces low resistance
Ohmic contacts [78]. On the other hand, for patterning of Si3N4, either HF acid
or buered oxide etch (BOE) may be used, or dry etching with SF6. Both HF
and BOE easily attack AlN [79] and therefore because of this, many reports using
Si3N4, the Ohmic metallisation is deposited directly on the Si3N4 thereby resulting
in high contact resistances [68],[77]. Summary of the Ohmic contacts on AlN/GaN
heterostructures is shown in Table 3.2.
3.4 Ohmic Contact Optimisation
3.4.1 Experiments on AlGaN/GaN HEMT
Optimisation of the Ohmic contacts was rst conducted on conventional AlGaN/-
GaN HEMT structure since its technology is well established as compared to the
AlN/GaN HEMT structure. The details of the heterostructures and its properties
used was described in Section 2.2.
Processing steps for the linear TLM test structure are shown in Fig. 3.6. The
lifto technique using S1818 as described in sub-section 2.6.1 was used for TLM
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of Ti/Al/Ni/Au with 30/180/40/100nm thicknesses respectively. A de-oxidation
process was done with HCl:4H20 prior to ohmic metal deposition. The reason for
this is, gallium oxide, Ga2O3 (or often called as a native oxide) is formed on AlGaN
or GaN surfaces when the epilayers are exposed to ambient atmosphere. This na-
tive oxide acts as a thin insulating layer over the epilayer. Metal contacts deposited
on such semiconductors with surface oxides form a metal-insulator-semiconductor
structure instead of a metal-semiconductor junction. Hence, it is an important
step to remove the native oxide prior to metal deposition on the semiconductor if
low resistance Ohmic contacts are to be achieved.
After the metal lifto, the Ohmic contacts are annealed in a RTA in a N2 at-
mosphere. The annealing temperature was varied from 750 C to 900 C and the
annealing time from 30secs to 120secs to determine the optimum process condi-
tions for low resistance Ohmic contacts.
(a) (b)
(c)
TLM mask plate (top view)
side view mask
(e)
metal evaporation
(d)
(f)
Substrate
Substrate
Substrate
UV exposure
Substrate
Substrate
S1818 photoresist
Figure 3.6: TLM processing summary: (a) Substrate cleaning, (b) TLM pho-
tomask, (c) UV light exposure, (d) Resist development, (e) Metal deposition,
and (f) Metal lifto, followed by annealing and TLM measurements.
Electrical characterisation was performed using the TLM method on 150150m
pads with the spacing of 5, 7, 9 and 11m. Fig. 3.7 shows a SEM micrograph ofChapter 3. Ohmic Contact Formation 64
Figure 3.7: SEM micrograph of TLM test structures 150150m pads with
the spacing of 5, 7, 9 and 11m.
TLM test structure used for the extraction of the contact resistance, RC, as well
as the sheet resistance, Rsh, values.
The average total resistance of TLM data was plotted as a function of the varied
gap spacing as shown in Fig. 3.8. The gap spacing on the samples was mea-
sured using SEM. The linear t was performed using the least-squares method.
Analysing the TLM data for Ohmic contacts annealed at 800 C for 30secs the
average total resistance can be modeled using Eqn. 3.9. RC was determined from
the Y intercept of the linear t and Rsh was calculated from the slope of the linear
t. This is an example how both RC and Rsh values were extracted from the TLM
measurements.
Fig. 3.9 shows the summary of the extracted RC and Rsh values from TLM test
structures for Ohmic contacts annealed at dierent annealing temperature, 750 C
to 825 C for 30secs, and at dierent annealing times, 30 to 120secs. Details of
TLM measurements are given in Tables 3.3,3.4,3.5 and 3.6.
The contact resistances were improved when the samples were annealed between
temperature 750 C to 825 C, with the optimal RC and Rsh values of 0:32
.mm
with a standard deviation of 0:04
.mm (or 12:10%) and 260:67
/ with a stan-
dard deviation of 3:54
/ (or 1:36%), respectively at 800 C. The average corre-
lation coecient of 0:9982 showed a good homogeneity of Ohmic contacts annealed
at this temperature.
It was dicult to measure the current-voltage (IV) characteristics for the samples
which were annealed at 850 C to 900 C due to the very poor surfaces on the metalChapter 3. Ohmic Contact Formation 65
contacts. Note that all the TLM processing was done without mesa etching, thus
both RC and Rsh values were not accurate. However, the extraction values were
shown to have small standard deviation and also good correlation coecient.
As mentioned previously, the Rsh is the semiconductor sheet resistance between the
contact pads, and supposedly should not change with the annealing temperature.
However, the slope (Rsh/W) of the line plotted in Fig. 3.4 often changes after
annealing. Large deviation of Rsh among the TLM data at dierent annealing
temperature indicates problems during processing.
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Figure 3.8: Extracted RC and Rsh values from TLMs on non-mesa isolated Al-
GaN/GaN HEMT structures for Ohmic contacts annealed at 800 C for 30secs.
Using the optimised annealing temperature of 800 C, the annealing time was
varied from 30secs to 120secs in order to investigate the eects of annealing time
on AlGaN/GaN contacts. Low resistance Ohmic contacts were obtained when the
sample was annealed at 800 C for 30secs as shown in Fig. 3.9(b). The contacts
started to degrade (higher of RC value) when the samples were annealed for longer
times.Chapter 3. Ohmic Contact Formation 66
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Figure 3.9: Extracted RC and Rsh values from TLMs on non-mesa isolated
structures for Ohmic contacts annealed (a) at dierent annealing temperatures,
750 to 825 C for 30secs, and (b) at dierent annealing times, 30 to 120secs.
The optimised measured contact resistance RC was comparable to the state of the
art with other published work for Ohmic contacts on AlGaN/GaN-based devices
as shown in Fig. 3.10.Chapter 3. Ohmic Contact Formation 67
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Figure 3.10: Comparison of Ohmic contact resistance, RC, on AlGaN/GaN-
based devices as a function of annealing temperatures from various publications.
3.5 Experiments on AlN/GaN HEMT
Initial work on optimising device processing for AlN/GaN HEMTs (or unprotected
AlN/GaN devices) revealed that this structure was very sensitive to processing
liquids such as acetone and IPA. Having a very thin AlN barrier layer, 3nm,
makes the epilayers very sensitive to liquids coming in contact with the surface.
Exposure to some chemical solutions during device processing degrades the surface
properties, resulting in poor device performance.
Although, TLM experimental results of unprotected AlN/GaN HEMTs exhibited
low resistance Ohmic contacts, 0:3
.mm, devices made on the same structure
exhibited very high leakage currents, did not pinch-o, and drain current was very
low. The detailed results on unprotected AlN/GaN devices are presented and
discussed in sub-section 4.2.2. A new process for Ohmic contact processing on
AlN/GaN MOS-HEMTs (or protected AlN/GaN devices) was therefore developed.
These results have been published in Ref. [82]. Details of the process optimisation
on Ohmic contacts are provided in the following section, including comparative
results from unprotected samples.Chapter 3. Ohmic Contact Formation 68
3.5.1 Unprotected AlN/GaN HEMT
The AlN/GaN HEMT structure used in this work was/is shown in Fig. 2.1(b),
and its properties are given in Table 2.1. Due to surface sensitivity of AlN/GaN
epilayers [82], the optimisation of Ohmic contacts was divided into two parts.
The rst part was involved with Ohmic contacts processing without the Al layer
(unprotected samples), while the second part was involved with the Al (which was
thermally oxidised to form Al2O3) layer (protected samples).
Three unprotected bare samples 1, 2 and 3, were processed to determine the
optimum annealing temperature. These experiments were also meant to provide
comparative performance data for protected epilayers during processing. Another
two dierent samples were prepared, samples 4 and 5, to investigate the eects of
liquid chemicals such acetone, isopropanol and developer solutions on the Ohmic
contacts. Both samples were prepared using the same processes from (i) to (vi),
except that during the sample cleaning the samples were only cleaned with DI
water.
Sample 5 was pre-annealed at 800 C for 30secs in N2 ambient to remove the na-
tive oxide on top of the sample while sample 4 had no surface treatment. The
motivation for employing pre-annealed technique was based on works by Hashim
et al [116], where the authors reported that the RTA treatment i.e. annealing at
800 C for 60secs in N2 ambient was eective to remove the native oxide. Details
of the fabrication steps were described in Table 3.7. The cross-section of com-
pleted TLM structure for unprotected AlN/GaN HEMT sample is illustrated in
Fig. 3.11(a).
TLM measurements for samples 2 and 3 are shown in Fig. 3.12. The extracted
contact and sheet resistances for the other samples (1, 4 and 5) were too high and
are not shown. The results of these experiments are tabulated in Table 3.9, from
which it is clear that the process for sample 3 resulted in the lowest contact and
sheet resistance, i.e annealing at 800 C for 30secs. Even though, samples 2 and 3Chapter 3. Ohmic Contact Formation 69
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Figure 3.11: Cross-section of completed TLM structure for (a) unprotected
and (b) protected AlN/GaN HEMT samples.
had measurable contact resistances, the sheet resistance was far higher than one
would expect from the 2DEG carrier concentration and mobility of the samples.
3.5.2 Protected AlN/GaN MOS-HEMT
In this part, ve samples 6-10 were processed to determine the optimum TLM
process steps for Ohmic contacts on protected AlN/GaN HEMT. All samples
were protected with e-beam evaporated Al which on oxidation formed Al2O3.
Fabrication involved the following steps:
i. Sample cleaning: only rinsing with DI water (no exposure to liquid chemi-
cals)
ii. Deoxidation using HCl:4H2O solution
iii. 2nm Al deposition using e-beam evaporation
iv. S1818 resist coating and mask exposureChapter 3. Ohmic Contact Formation 70
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Figure 3.12: Extracted RC and Rsh values from TLMs on non-mesa isolated
structures for Ohmic contacts annealed at dierent annealing temperatures for
30secs (a) 700 C and (b) 800 C.
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vi. Etch Al in the Ohmic regions using 16H3PO4:HNO3:2H2O solution (with
ve dierent etching time, 10secs, 20secs, 40secs, 60secs and 120secs)
vii. Thermal oxidation of the remaining Al layer using RTA at 550 C for 10mins
in O2 environment
viii. Ohmic metal stack deposition and lifto
ix. Ohmic contacts annealing at 800 C for 30secs
The cross-section of completed TLM structure for protected AlN/GaN HEMT
sample is illustrated in Fig. 3.5.2. For the Al-protected samples, the Al in the
Ohmic contact regions is etched with 16H3PO4:HNO3:2H2O solution prior to ox-
idation of the Al covering the rest of the device. The Al etching time was opti-
mised and Fig. 3.13(a) shows the measured I-V characteristics on 5m TLM gap
spacing of annealed Ohmic contacts for dierent Al etch times. A 20secs etch
resulted in the lowest contact resistance of 0:49
.mm with a standard deviation
of 0:01
.mm (or 1:49%), which is also one of the lowest contact resistance values
for this material system. The average correlation coecient of 0:9993 showed a
good homogeneity of Ohmic contacts for the process recipe. If the sample was left
longer in the etchant the contact resistance rose indicating that further undesir-
able reactions may be taking place. Fig. 3.13(b) shows the TLM measurements
for protected samples annealed at 800 C for 30secs . The extraction values of RC
and Rsh for both protected and unprotected samples are shown in Table 3.11.
The results of the optimised processing on Ohmic contacts experiments were re-
ported in Ref. [83]. Unprotected samples had a lower Ohmic contact resistance
of 0:310:17
.mm compared to 0:490:01
.mm for the protected samples. A
possible explanation to this reduced contact resistance is that the chemicals have
thinned the AlN layer and so the Ohmic contact is formed closer to the 2DEG,
resulting in a lower contact resistance. Unlike other techniques for AlN epilayer
protection, the thermally grown Al2O3 technique described here allows for a simple
and eective wet etching optimisation technique for the Ohmic contact resistance.
For the comparable ALD grown Al2O3, a more complicated, expensive dry etchChapter 3. Ohmic Contact Formation 72
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Figure 3.13: (a) Current-Voltage (I-V) characteristics on 5m TLM gap spac-
ing of annealed Ohmic contacts for dierent Al etch times, and (b) TLMs for
the optimised Ohmic contact processing for protected on non-mesa isolated Al-
N/GaN heterostructures.Chapter 3. Ohmic Contact Formation 73
is required to optimise the Ohmic contacts [78]. Similar or better results are ex-
pected for devices protected with thermally grown Al2O3 samples after further
optimisation.
So far, all the RC and Rsh values were extracted from the TLM patterns on the
non-mesa isolated structure. To provide more accurate RC and Rsh values, the
TLM patterns on the mesa-isolated structure were also investigated. These TLM
test patterns were actually fabricated along with the devices in order to evaluate
the quality of Ohmic contacts made from the complete device level process. The
optimised Ohmic contact processing for protected MOS-HEMTs as described in
sub-section 3.5.2 was used, with an additional mesa etching step prior to Ohmic
regions denition. There are two dierent TLM results as shown in Fig. 3.14.
Details of TLM data for both wafers are tabulated in Table 3.12. Both TLMs
test patterns are on the mesa-isolated structures but were processed at dierent
wafers. However, both wafers were processed using same procedures as described
in sub-section 3.5.2. To dierentiate between these two wafers, the rst wafer is
labeled as a 'wafer A' and the second wafer is labeled as a 'wafer B'.
Processing for wafer A involves fabrication of large devices i.e., 3m gate length
while processing for wafer B involves fabrication of small devices i.e., 0:2m and
0:5m gate lengths. As can be seen, values of RC and Rsh for both wafers are
dierent. For wafer A, the RC and Rsh values were 0:950:07
.mm (or with devi-
ation of 6:97%) and 257:3510:60
/ (or with deviation of 4:12%) respectively.
The extraction of Rsh gave reasonable value with the as-grown Rsh (227
/) for
AlN/GaN HEMTs. The increased Rsh value was probably caused by the thermally
grown Al2O3 on the sample surfaces between two metal contacts. Similar observa-
tions were also reported by Zimmermann et al [74], where both RC and Rsh values
were increased from 0:9 to 1:5
.mm and 165 to 243
/ after deposition of 5nm
SiNx on top of a 4nm thin AlN barrier.
For wafer B, the RC value was reduced to 0:760:26
.mm (or with deviation of
33:99%) and the Rsh value was increased to 318:0059:73
.mm (or with devia-
tion of 18:78%). These results indicate that there are always variation from waferChapter 3. Ohmic Contact Formation 74
to wafer although similar processing or technique were used for both wafers. More
research is needed to investigate the problem.
By comparing the TLMs results between the un-isolated and the mesa-isolated
structures, clearly, the extracted values of RC and Rsh on the un-isolated structures
were not accurate. However, the use of un-isolated TLM structures provide a
simple and eective solution for developing and optimising processes/recipes for
forming good Ohmic contacts on GaN-based structures. This is very important
especially for investigation/evaluating new material structures such as AlN/GaN
HEMTs. It is important to note here that the circular TLM structures should
have employed for process development as there do not require a mesa [93].
A comparison between the measured contact resistance RC which was obtained
in this work with other published work for AlN/GaN-based devices is shown in
Fig. 3.15. As can be seen, the optimised values for Ohmic contact resistances for
this material system, 0:95
.mm [83] and 0:76
.mm [81], still needs to be further
reduced in order to take fully advantage of the superior properties of AlN/GaN
HEMTs.
3.6 Summary
The optimisation of Ohmic contacts on conventional AlGaN/GaN HEMT struc-
tures has been described. In the case of Ohmic contacts on AlN/GaN-based de-
vices, an alternative approach in forming low resistance Ohmic contacts has been
developed to overcome the surface sensitivity of its barrier epilayer. The method
employs Al for protection of the epilayers, but which is removed from the Ohmic
contact areas via wet etching. The wet etching can be optimised to reduce the
contact resistance. The remaining Al is oxidised to form Al2O3. By using this
approach, very low contact and sheet resistance have been achieved on AlN/GaN
MOS-HEMT structures.Chapter 3. Ohmic Contact Formation 75
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Figure 3.14: Extracted RC and Rsh values from TLM test patterns on
mesa-isolated AlN/GaN MOS-HEMT structure for Ohmic contacts annealed
at 800 C for 30secs (a) TLMs on wafer A and (b) TLMs on wafer B.Chapter 3. Ohmic Contact Formation 76
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Table 3.3: Results of TLMs on non-mesa isolated AlGaN/GaN HEMT struc-
ture at annealing temperature 750 C and 775 C for 30secs
Temp., C 750 Temp., C 775
TLM1 TLM2 TLM3 TLM1 TLM2 TLM3
RC, 1:17 1:13 1:17 RC, 0:37 0:37 0:36

.mm 
.mm
Rsh, 593:27 581:21 548:87 Rsh, 284:71 284:65 287:89

/ 
/
Correlation 0:9957 0:9949 0:9769 Correlation 0:9987 0:9993 0:9991
SD SD% SD SD%
RC (ave) 1:16 0:02 2:11 RC (ave) 0:37 0:00 1:12
Rsh (ave) 574:45 22:96 4:00 Rsh (ave) 285:75 1:86 0:65
Table 3.4: Results of TLMs on non-mesa isolated AlGaN/GaN HEMT struc-
ture at annealing temperature 800 C and 825 C for 30secs
Temp., C 800 Temp., C 825
TLM1 TLM2 TLM3 TLM1 TLM2 TLM3
RC, 0:31 0:37 0:29 RC, 3:00 3:02 3:05

.mm 
.mm
Rsh, 259:75 264:58 257:68 Rsh, 319:09 316:95 314:69

/ 
/
Correlation 0:9995 0:9968 0:9983 Correlation 0:6630 0:6670 0:6650
SD SD% SD SD%
RC (ave) 0:32 0:04 12:10 RC (ave) 3:02 0:02 0:74
Rsh (ave) 260:67 3:54 1:36 Rsh (ave) 316:91 2:20 0:70
Table 3.5: Results of TLMs on non-mesa isolated AlGaN/GaN HEMT struc-
ture at annealing time 45secs and 60secs for 800 C
Time,secs 45 Time,secs 60
TLM1 TLM2 TLM3 TLM1 TLM2 TLM3
RC, 0:60 0:59 0:50 RC, 0:63 0:61 0:64

.mm 
.mm
Rsh, 235:00 238:41 295:54 Rsh, 207:19 226:85 195:07

/ 
/
Correlation 0:9991 0:9912 0:9933 Correlation 0:9988 0:9916 0:9994
SD SD% SD SD%
RC (ave) 0:56 0:05 9:02 RC (ave) 0:63 0:02 2:51
Rsh (ave) 256:32 34:01 13:27 Rsh (ave) 209:70 16:04 7:65Chapter 3. Ohmic Contact Formation 79
Table 3.6: Results of TLMs on non-mesa isolated AlGaN/GaN HEMT struc-
ture at annealing time 90secs and 120secs for 800 C
Time,secs 90 Time,secs 120
TLM1 TLM2 TLM3 TLM1 TLM2 TLM3
RC, 0:71 0:61 0:72 RC, 0:71 0:61 0:61

.mm 
.mm
Rsh, 218:36 243:82 218:36 Rsh, 218:36 243:82 230:02

/ 
/
Correlation 0:9997 0:9975 0:9997 Correlation 0:9997 0:9975 0:9927
SD SD% SD SD%
RC (ave) 0:68 0:06 8:73 RC (ave) 0:64 0:06 9:03
Rsh (ave) 226:85 14:70 6:48 Rsh (ave) 230:73 12:74 5:52
Table 3.7: Fabrication steps for the unprotected TLMs on AlN/GaN HEMT
structure
Sample Fabrication Steps
1, 2, 3 (i) Sample cleaning using acetone, isopropanol and rinsing
with DI water
(ii) S1818 resist coating and mask exposure
(iii) Resist development and O2 ashing
(iv) De-oxidation using HCl:4H2O solution
(v) Deposition of Ti/Al/Ni/Au metal stack and lifto
(vi) Ohmic contacts annealing using RTA at 600 C 700 C
and 800 C for 30secs in N2 environment
4 (i) Sample cleaning with only DI water. Then, sample was
prepared using the same processes from (ii) to (vi)
5 (i) Sample cleaning with only DI water, and followed by
pre-annealed at 800 C for 30secs in N2 ambient. Then, sample was
prepared using the same processes from (ii) to (vi)Chapter 3. Ohmic Contact Formation 80
Table 3.8: Results of TLMs on non-mesa isolated AlN/GaN HEMT structure
at annealing temperature 700 C and 800 C for 30secs
Temp., C 700 Temp., C 800
TLM1 TLM2 TLM3 TLM1 TLM2 TLM3
RC, 2:74 4:15 3:26 RC, 0:31 0:14 0:47

.mm 
.mm
Rsh, 464:32 206:80 280:52 Rsh, 480:06 489:89 470:21

/ 
/
Correlation 0:9697 0:4399 0:9921 Correlation 0:9933 0:9924 0:9920
SD SD% SD SD%
RC (ave) 3:38 0:72 21:15 RC (ave) 0:31 0:17 53:38
Rsh (ave) 317:21 132:62 41:81 Rsh (ave) 480:05 9:84 2:05
Table 3.9: Results of TLMs for unprotected on non-mesa isolated AlN/GaN
HEMT samples
Sample Annealing RC, Rsh,
Temperature, C 
.mm 
/
1 600 very high very high
2 700 3:380:72 317:21132:62
3 800 0:310:17 480:059:84
4 800 high high
5 800 high high
Table 3.10: Results of TLMs on non-mesa isolated AlN/GaN MOS-HEMT
structure at annealing temperature 800 C for 30secs.
Temperature, C 800
TLM1 TLM2 TLM3
RC, 0:48 0:49 0:49

.mm
Rsh, 158:01 155:75 162:55

/
Correlation 0:9994 0:9993 0:9993
SD SD%
RC (average) 0:49 0:01 1:49
Rsh (average) 158:77 3:46 2:18Chapter 3. Ohmic Contact Formation 81
Table 3.11: Summary of results of the TLMs for the unprotected (HEMT)
and protected on non-mesa isolated (MOS-HEMT) AlN/GaN samples
Sample Description, RC,
.mm Rsh,
/
3 Unprotected (HEMT) 0:310:17 480:059:84
7 Protected (MOS-HEMT) 0:490:01 158:773:46
Table 3.12: Results of TLMs on mesa-isolated AlN/GaN MOS-HEMT struc-
ture at annealing temperature 800 C for 30secs.
Sample Wafer A Sample Wafer B
TLM1 TLM2 TLM3 TLM1 TLM2 TLM3
RC, 0:99 0:99 0:88 RC, 0:56 0:66 1:05

.mm 
.mm
Rsh, 248:78 269:20 254:07 Rsh, 343:50 360:75 249:75

/ 
/
Correlation 0:9784 0:9781 0:9662 Correlation 0:9946 0:9811 0:9748
SD SD% SD SD%
RC (ave) 0:95 0:07 6:97 RC (ave) 0:76 0:26 33:99
Rsh (ave) 257:35 10:60 4:12 Rsh (ave) 318:00 59:73 18:78
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Figure 3.15: Comparison of the RC as a function of annealing temperatures
on AlN/GaN-based heterostructures from various publications.Chapter 4
Device Fabrication and
Characterisation
4.1 Introduction
This chapter focuses on the processing and characterisation of high-power, high-
frequency AlN/GaN MOS-HEMT devices which employ thermally grown Al2O3
as a gate dielectric, and for surface protection and passivation. Initial work is
carried out on gate wrap-around large area devices which require only 2-3 lithog-
raphy steps to establish basic processing steps. Thereafter processing of 0:2m
and 0:5m long gate AlN/GaN RF devices is described and the achieved results
discussed.
4.2 Gate Wrap-Around MOS-HEMT Optimisa-
tion
Processing of GaN-based HEMTs typically requires 8 photolithography steps [117]
and this can therefore be time consuming when assessing new HEMT material
82Chapter 4. Device Fabrication and Characterisation 83
structures. The RoundHEMT [118] and gate wrap-around [119] concepts, requir-
ing just 2-3 process steps, have been reported and have successfully been used to
evaluate and characterise the quality of HEMT structures.
In this work, a gate wrap-around layout technique [119], where the gate electrode
encircles the drain as shown in 4.1, was employed for process development and
optimisation on AlN/GaN HEMT structures. This technique consists only of
Ohmic and gate metallisation, eliminating the mesa isolation step. During process
development, 1010mm samples cleaved from a 2-inch were used.
50 µm
300 µm
S D G
Figure 4.1: SEM micrograph of completed gate wrap-around AlN/GaN
HEMT layout. Inset: Device with LSD =6m and LG =3m.
4.2.1 Unprotected AlGaN/GaN HEMT
AlGaN/GaN HEMTs were rst fabricated to establish the processing steps for
making devices. During process development, 10mm10mm samples cleaved
from a 2-inch wafer were used. Fig. 4.2 shows the complete process ow for fabri-
cation of unprotected AlGaN/GaN HEMT using the gate wrap-around technique.
Device fabrication starts with standard sample cleaning using acetone, isopropanol
and DI water.Chapter 4. Device Fabrication and Characterisation 84
(a) (b)
(c)
2 µm GaN  2DEG
20 nm Al0.23Ga0.77N
2 nm GaN
G S D
2 µm GaN  2DEG
20 nm Al0.23Ga0.77N
2 nm GaN
2 µm GaN  2DEG
20 nm Al0.23Ga0.77N
2 nm GaN
S D
Figure 4.2: Process ow for fabrication of unprotected AlGaN/GaN HEMTs
using the gate wrap-around technique. Processing includes: (a) Sample cleaning
and de-oxidation, (b) Ohmic metallisation and annealing, and (c) Gate metalli-
sation and device measurements.
The optimised Ohmic contact processing in sub-section 3.4.1 was employed for
fabrication of unprotected AlGaN/GaN HEMT devices. De-oxidation was done on
the Ohmic contact regions by HCl:4H2O solution prior to Ohmic metal deposition.
Ohmic metal contacts were formed by evaporation of Ti/Al/Ni/Au, followed by
a lift-o process and then annealing at 800 C for 30s. Thereafter, gate metal
contacts were formed by evaporation of Ni/Au and followed by lifto process.
DC measurements were done by contacting the probe needles directly on top
of the source (S), drain (D) and gate (G) structures. All measurements were
made at room temperature using Agilent's B1500A Semiconductor Parameter An-
alyzer. Fig. 4.3(a) shows the IDS -VDS characteristics of fabricated unprotected
3m100m device on AlGaN/GaN HEMT structure. Devices made on this
material system exhibited good gate control of drain currents up to a gate bias of
1V and achieved a maximum drain current of 800mA/mm. The devices also
showed both good pinch-o and good saturation characteristics.Chapter 4. Device Fabrication and Characterisation 85
4.2.2 Unprotected AlN/GaN HEMT
By using the developed device processing for AlGaN/GaN HEMTs, unprotected
AlN/GaN HEMTs were then fabricated. Ohmic contact processing in subsec-
tion 3.11(a) was employed for the source and drain contact regions. Fig. 4.3(b)
shows the IDS -VDS characteristics of fabricated unprotected 3m100m de-
vice on AlN/GaN HEMT structure. In contrast to IDS -VDS characteristics of
unprotected AlGaN/GaN HEMTs, devices made on AlN/GaN HEMT structure
exhibited very high leakage currents, did not pinch-o and the drain current was
very low.
These results, together with the TLM results described in Section 3.11(a), showed
that there were some issues with processing of AlN/GaN HEMT structure which
are not seen in AlGaN/GaN HEMTs. Exposure to dierent processing chemicals
such as resist developer and solvents solutions could help reduce the Ohmic contact
resistance but at the same time this may have led to the degradation of the quality
of the AlN/GaN epilayer structures. Similar observations were made by Fan et
al. [97] on the formation of low Ohmic contact on n-GaN materials, where reduced
Ohmic contact resistance was caused by the damage of the RIE process employed
prior to deposition of the Ohmic contact metallisation. The AlN/GaN HEMT
devices suered from surface sensitivity and high leakage currents, conrming
earlier reports [78], [79], and it is therefore necessary to protect the AlN/GaN
epitaxial layers during device processing.
4.2.3 Protected AlN/GaN MOS-HEMT
Based on earlier problems as described in Section 4.2.2, a new process for the
fabrication AlN/GaN-based devices was therefore developed. It involved employ-
ing thermally grown Al2O3 for protection of the very sensitive AlN epilayer from
exposure to liquid chemicals during processing [82] as earlier described for TLM
experiments in Section 3.5.2. This Al2O3, which is formed by thermal oxidationChapter 4. Device Fabrication and Characterisation 86
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Figure 4.3: IDS -VDS characteristics of fabricated unprotected with
3m100m devices, (a) AlGaN/GaN HEMT, and (b) AlN/GaN HEMT.
of evaporated Al, acts as a surface protection and as a gate dielectric for the
transistors. Al2O3 is also expected to act as a passivation layer [21].
The optimised Ohmic contacts processing as described in Section 3.5.2 was used
in the fabrication of the MOS-HEMT devices. Fig. 4.4 shows the process ow forChapter 4. Device Fabrication and Characterisation 87
the fabrication of protected AlN/GaN MOS-HEMTs using the gate wrap-around
technique. Device fabrication starts with sample cleaning (only rinsing with DI
water, no exposure to liquid chemicals such acetone and isopropanol). Prior to
2nm Al deposition, deoxidation using HCl:4H2O solution was done on the samples.
A 2nm Al layer was then deposited on the sample surface using electron beam
evaporation. Low deposition rate 0:05nm/s was chosen to ensure the uniformity
of the Al deposition on the sample surfaces. Next, the Al in the source and drain
regions was etched using 16H3PO4:HNO3:2H2O solution for 20secs, followed by
oxidation of the remaining Al layer using RTA at 550 C for 10mins in an O2
environment to form the Al2O3 [120].
Ohmic metal contacts were formed by evaporation of Ti/Al/Ni/Au, followed by
lifto process then annealed at 800 C for 30secs. Gate metal contacts were formed
by evaporation of Ni/Au. TLM and metal-oxide-semiconductor (MOS) test struc-
tures were also fabricated on the same epilayer structure in order to evaluate the
quality of Ohmic contacts as well as the quality of the oxide layer made from this
complete wrap-around device level process.
Fig. 4.4 shows the process ow for the fabrication of protected AlN/GaN MOS-
HEMT using the gate wrap-around technique. MOS diodes were fabricated at the
same time to evaluate the quality of the oxide. Fig. 4.5 shows the SEM micro-
graph of MOS structure and its schematic used in this work. DC and capacitance-
voltage (CV) measurements were made at room temperature. For CV measure-
ments, the test MOS structures were characterised using Agilent N1301A-100
SCUU (SMU CMU unify unit) (this unit is integrated with the B1500A semi-
conductor device analyzer) which is capable of performing automatic switching of
the measurement resource connected to the device under test (DUT). The mea-
surement resource can be capacitance measurement unit (CMU) or one of two
source measurement units (SMUs) connected to the SCUU [121].Chapter 4. Device Fabrication and Characterisation 88
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Figure 4.4: Process ow for fabrication of protected AlN/GaN MOS-HEMTs
using the gate wrap-around technique. Processing includes: (a) Sample clean-
ing and de-oxidation, (b) 2nm Al deposition, (c) Etching Ohmic regions and
thermal oxidation of Al, (d) Ohmic metallisation and annealing, and (e) Gate
metallisation and device measurements.
4.2.4 Device Results and Discussion
4.2.4.1 GaN MOS Diode
Fig. 4.6(a) shows the CV characteristics of Al2O3/AlN/GaN circular test MOS
structures with a 90m diameter. The CV characteristics were measured at 1MHz
with a voltage amplitude of 50 mV. The curve clearly shows deep depletion be-
haviour for reverse gate voltages with no hysteresis being observed, attesting to
the good quality of the oxide. The sharp capacitance transition from depletion
to 2DEG accumulation is in good agreement with published data for thermally
grown Al2O3 on AlGaN in Ref. [120]. Assuming that the total thickness of ther-
mally grown Al2O3 and AlN barrier layer is tox, (since the AlN barrier layer is very
thin, 3nm) can be extracted from the measured oxide capacitance, Cox, using
the Eq. 4.1Chapter 4. Device Fabrication and Characterisation 89
tox =
"0"oxA
Cox
(4.1)
where "0 is the permittivity of free space, "ox is the average relative permittivity
of Al2O3 and AlN, where the permittivity of Al2O3 [122] and AlN [123] is 8
and 8:5, respectively, and A is the capacitor area. The calculated tox is 6nm,
which gave the oxide thickness of 3nm. The leakage currents characteristics of
the test MOS structures were also measured and is shown in Fig. 4.6(b). The
gate leakage current was 10 5 A at VGS = 2V which is at least one order of
magnitude lower than the gate current of the AlN/GaN HEMTs treated with the
oxygen plasma in Ref. [80].
200 µm
Ohmic
Gate
(a)
3 nm AlN
Al2O3
AlN
tox
     Gate
VG
GaN
2DEG
     Ohmic      Ohmic
(b)
Figure 4.5: (a) SEM micrograph of MOS structure and (b) Schematic cross-
section.
Fig. 4.7 shows the atomic force microscope (AFM) measurement of the surface
roughness before and after thermally grown Al2O3 on AlN/GaN HEMT. After
Al2O3 formation, the measured surface roughness (scan area is 25m2 slightly
increased from 1:186nm (as-grown) to 1:207nm, which indicates the thermally
grown Al2O3 has good step coverage and thickness uniformity. This also veries
that only a very thin layer of oxide has formed after the thermal oxidation pro-
cess on AlN/GaN structure. Temperature dependent C-V measurements were not
made and so no comments will be made on how the structure may have behaved.
However, results published in Ref. [124] for SiOx/GaN diode showed that as the
measuring temperature increases, the atband voltage shift to higher values.Chapter 4. Device Fabrication and Characterisation 90
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Figure 4.6: (a) C-V characteristics of Al2O3/AlN/GaN circular test MOS
structures with diameter of 90m. Trace with circular data markers is for gate
voltage sweep of -5V to +0:5V; trace with square data markers is for reverse
measurement, +0:5V to -5V, and (b) Gate leakage current characteristics.Chapter 4. Device Fabrication and Characterisation 91
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Figure 4.7: AFM measurement of the surface roughness (a) as-grown AlN/-
GaN HEMT, (b) after thermal growth of Al2O3 on AlN/GaN MOS-HEMT.
4.2.4.2 AlN/GaN MOS-HEMTs
Typical IDS-VDS characteristics of the fabricated 3m100m gate AlN/GaN
MOS-HEMT devices for two dierent etching times prior to Ohmic metallisation
are shown in Fig. 4.8. It is clear that a 20secs Al etch has a signicant impact on
the device performance with the drain current at zero gate voltage (IDSS) more
than double that of a device in which the etching time was 10secs, corroborating
the TLM results given earlier in Fig. 3.13(a).
Summary of IDS;max and Gm;max of gate wrap-around AlN/GaN MOS-HEMT de-
vices for these two dierent etching times prior to Ohmic metallisation are tabu-
lated in Tables 4.1 and 4.2. The measured drain current and the transconductance
characteristics of the devices were observed to decrease for the larger gate width
devices. This is attributed to more pronounced self-heating eects in the wider de-
vices. The variation in device performance on a sample was under 10%, indicates
good wafer uniformity.
The devices (using optimised processes) exhibited excellent DC characteristics and
so based on this, the process was extended to realise RF devices employing mesa
isolation and thermally grown Al2O3 passivation.Chapter 4. Device Fabrication and Characterisation 92
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Figure 4.8: IDS-VDS characteristics of fabricated AlN/GaN MOS-HEMT de-
vices with dierent etching times using the simplied gate wrap-around method.
The devices are biased from VGS =+3V to -4V with step size of 1V.
4.3 Mesa AlN/GaN MOS-HEMT Optimisation
To be able to realise the full potential of AlN/GaN MOS-HEMTs technology for
high power and high frequency applications, RF characteristics have to be exam-
ined. Hence, the next step towards the realisation of this technology was to design
an appropriate device layout using conventional HEMT processing employing the
mesa isolation step. In this section, process development and device characteristics
for both the large (3m gate length) and small (0:2m and 0:5m gate lengths)
two-nger AlN/GaN MOS-HEMT devices are presented and discussed. A sum-
mary of the completed optimised processes for both large and small two-nger
devices is given in Appendix A.
4.3.1 DC Characteristics
Initially, RF devices with longer gate length, 3m, were fabricated using optical
lithography to produce fast feedback for process development and optimisation onChapter 4. Device Fabrication and Characterisation 93
Table 4.1: Summary of IDS;max and Gm;max of gate wrap-around AlN/GaN
MOS-HEMTs with dierent gate width sizes. All devices are etched for 10secs
prior to Al thermal oxidation. The measured IDS;max values are biased at
VGS =+3V, while Gm;max values are biased at VDS =+4V.
LG, WG, IDS;max, Gm;max,
m mA/mm mS/mm
3, 100 IDS;max1 =818.6 Gm;max1 =127.7
IDS;max2 =703.5 Gm;max2 =105.9
IDS;max3 =785.5 Gm;max3 =121.6
IDS;max4 =768.9 Gm;max4 =119.3
SD SD%
IDS;max(ave) 769.1 48.4 6.3
Gm;max(ave) 118.6 9.2 7.8
3, 200 IDS;max1 =759.9 Gm;max1 =116.8
IDS;max2 =713.6 Gm;max2 =108.9
IDS;max3 =721.1 Gm;max3 =111.5
IDS;max4 =700.2 Gm;max4 =101.2
SD SD%
IDS;max(ave) 723.7 25.6 3.5
Gm;max(ave) 109.6 6.5 5.9
3, 300 IDS;max1 =709.5 Gm;max1 =109.4
IDS;max2 =702.2 Gm;max2 =104.3
IDS;max3 =683.9 Gm;max3 = 99.5
IDS;max4 =714.4 Gm;max4 =110.0
SD SD%
IDS;max(ave) 702.5 26.8 3.8
Gm;max(ave) 105.8 4.9 4.6
3, 400 IDS;max1 =688.4 Gm;max1 =101.9
IDS;max2 =672.2 Gm;max2 = 96.0
IDS;max3 =659.1 Gm;max3 = 92.7
IDS;max4 =626.5 Gm;max4 = 89.8
SD SD%
IDS;max(ave) 661.6 26.3 4.0
Gm;max(ave) 95.1 5.2 5.5
AlN/GaN MOS-HEMTs. These devices were fabricated without the mesa sidewall
protection, see Fig. 4.11-Device process (a). The processing includes:
i. Mesa etch for device isolationChapter 4. Device Fabrication and Characterisation 94
Table 4.2: Summary of IDS;max and Gm;max of gate wrap-around AlN/GaN
MOS-HEMTs with dierent gate width sizes. All devices are etched for 20secs
prior to Al thermal oxidation. The measured IDS;max values are biased at
VGS =+3V, while Gm;max values are biased at VDS =+4V.
LG, WG, IDS;max, Gm;max,
m mA/mm mS/mm
3, 100 IDS;max1 =1321.2 Gm;max1 =285.8
IDS;max2 =1359.3 Gm;max2 =297.3
IDS;max3 =1182.5 Gm;max3 =293.3
IDS;max4 =1387.2 Gm;max4 =308.4
SD SD%
IDS;max(ave) 1312.6 90.8 6.9
Gm;max(ave) 296.2 9.4 3.2
3, 200 IDS;max1 =1026.7 Gm;max1 =236.2
IDS;max2 =1052.8 Gm;max2 =245.2
IDS;max3 =1074.6 Gm;max3 =251.7
IDS;max4 =1070.2 Gm;max4 =251.3
SD SD%
IDS;max(ave) 1056.1 21.7 2.1
Gm;max(ave) 246.1 7.2 2.9
3, 300 IDS;max1 =958.9 Gm;max1 =234.7
IDS;max2 =941.8 Gm;max2 =225.8
IDS;max3 =958.4 Gm;max3 =234.6
IDS;max4 =914.9 Gm;max4 =217.9
SD SD%
IDS;max(ave) 943.5 20.7 2.2
Gm;max(ave) 228.3 8.1 3.5
3, 400 IDS;max1 =861.6 Gm;max1 =213.5
IDS;max2 =787.4 Gm;max2 =185.6
IDS;max3 =869.7 Gm;max3 =204.4
IDS;max4 =879.1 Gm;max4 =216.7
SD SD%
IDS;max(ave) 849.5 42.0 4.9
Gm;max(ave) 205.05 14.0 6.8
ii. Etch Ohmic regions and thermal oxidation of Al
iii. Ohmic metallisation and annealing, followed by gate metallisation
iv. Bondpad metal i.e. NiCr/Au, depositionChapter 4. Device Fabrication and Characterisation 95
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Figure 4.9: DC and RF measurement set-up.
An un-optimised Ohmic contact process was employed during the device fabri-
cation. The aluminium etch was done for only 10secs prior to Ohmic contacts
metallisation [82].
On-wafer DC characterisation is performed by using the measurement set-up as
illustrated in Fig. 4.9. The set-up also includes with the E8361A PNA network
analyzer for RF measurements. It consists of a B1500A semiconductor device
analyzer and a Cascade Microtech summit 12000 semi-automatic probe station.
DC biases are provided by Agilent's B1500A, which runs Agilent EasyEXPERT
measurement software. The device is connected to the semiconductor device an-
alyzer with ground-signal-ground (GSG) RF probes. DC measurements include
the output characteristics IDS -VDS, the gate leakage characteristic IGS -VDS and
the transconductance characteristic Gm -VGS. These are basic DC performances
of the devices and provide fast feedback after the fabrication of the devices.
Fig. 4.12(a) shows IDS-VDS characteristics for both unprotected and protected
mesa sidewall devices. The device with unprotected mesa sidewall exhibited high
knee voltages (high Ohmic contact resistance) and did not fully pinch-o. The
reason for the high leakage currents seemed to be the contact between the gate
metal and the exposed mesa sidewalls. Devices were therefore insulated with an
additional layer of thermally grown Al2O3 on the mesa sidewall edge as shown in
Fig. 4.11-Device process (b). The new processing includes:Chapter 4. Device Fabrication and Characterisation 96
i. Mesa etch for device isolation
ii. 2nm Al deposition on mesa sidewall edge
iii. 2nm of Al covers the sample surface
iv. Etch Ohmic regions and thermal oxidation of Al, then Ohmic metallisation
and annealing, followed by gate metallisation
v. Bondpad metal i.e. NiCr/Au, deposition
The processing summary for both unprotected and protected RF AlN/GaN MOS-
HEMTs are shown in Fig. 4.11. The leakage current at VGS =4V and VDS =10V
was 0:3mA/mm and 0:06mA/mm for unprotected and protected devices, respec-
tively. The protected device suppresses the leakage current by about one order
of magnitude better as compared to devices without mesa sidewall protection as
shown in Fig. 4.12(b). Summary of IDS;max and Gm;max for both unprotected and
protected RF AlN/GaN MOS-HEMT devices are tabulated in Tables 4.3 and 4.4.
Good uniformity (i.e. under 10% of variations) were also observed for both un-
protected and protected RF AlN/GaN MOS-HEMT devices across the samples.
X
Y Drain (D)
Gate (G)
Source (S)
Mesa sidewall edge
2 µm
Figure 4.10: Top-view SEM micrograph of completed device with mesa side-
wall edge. Device with vertical gate structure and the gate length is 0:2m.
Devices with a shorter gate length of 0:2m and 0:5m with dierent gate widths,
100m and 200m, were also fabricated using the process with mesa sidewallChapter 4. Device Fabrication and Characterisation 97
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Figure 4.11: Process ow for fabrication of protected RF AlN/GaN MOS-
HEMTs. Device process (a):(i) Mesa etch for device isolation, (ii) Etch Ohmic
regions and thermal oxidation of Al, (iii) Ohmic metallisation and annealing,
followed by gate metallisation, and (iv) Cross-section of completed device with
unprotected mesa sidewall edge. Device process (b):(i) Mesa etch for device
isolation, (ii) 2nm Al deposition on mesa sidewall edge, (iii) 2nm of Al cov-
ers the sample surface, (iv) Etch Ohmic regions and thermal oxidation of Al,
then Ohmic metallisation and annealing, followed by gate metallisation, and
(v) Cross-section (X-Y) of completed device with protected mesa sidewall edge
(picture from completed device shows in Fig. 4.10).
protection. Ohmic and gate contacts steps were dened using e-beam lithography
for patterning accuracy. The bilayer PMMA lifto process was used for both
Ohmic and gate metallisation (the detailed process was given earlier in Section 2.7).Chapter 4. Device Fabrication and Characterisation 98
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Figure 4.12: (a) IDS -VDS characteristics of fabricated two-nger 3m gate
length AlN/GaN MOS-HEMT devices with unprotected mesa sidewall and un-
optimised etching time (10secs). Also shown is a device with protected mesa
sidewall and with an optimised etching time (20secs). The devices are biased
from VGS =+3V to -4V with step size of 1V, and (b) Measured leakage current
of unprotected and protected devices.
All other fabrication steps were dened using optical lithography. To simplify theChapter 4. Device Fabrication and Characterisation 99
Table 4.3: Summary of IDS;max and Gm;max of unprotected mesa sidewall RF
AlN/GaN MOS-HEMT devices with dierent gate width sizes. All devices are
etched for 10secs prior to Al thermal oxidation. The measured IDS;max values
are biased at VGS =+3V, while Gm;max values are biased at VDS =+4V.
LG, WG, IDS;max, Gm;max,
m mA/mm mS/mm
3, 2 x 100 IDS;max1 =667.9 Gm;max1 =145.1
IDS;max2 =621.3 Gm;max2 =139.8
IDS;max3 =556.6 Gm;max3 =134.2
IDS;max4 =587.2 Gm;max4 =137.6
SD SD%
IDS;max(ave) 608.3 47.7 7.8
Gm;max(ave) 139.2 4.6 3.3
3, 2 x 200 IDS;max1 =504.1 Gm;max1 =122.6
IDS;max2 =483.1 Gm;max2 =111.3
IDS;max3 =464.6 Gm;max3 =107.6
IDS;max4 =452.8 Gm;max4 =102.3
SD SD%
IDS;max(ave) 476.2 22.4 4.7
Gm;max(ave) 111.0 8.6 7.8
processing steps for shorter RF devices, a vertical gate structure was employed for
fabrication two-nger AlN/GaN MOS-HEMTs as shown in Fig. 4.10. Fig. 4.13
shows a SEM micrograph of completed two-nger gate AlN/GaN MOS-HEMT
after the bondpad metallisation step.
From the TLM measurements of metal pads fabricated on the same sample, the
average value of RC and Rsh is 0:76
.mm and 318
/, respectively. The value
of Rsh is twice as compared to the previous work on Ohmic contact optimisation
as described in Section 3.5.2 [83]. Based on this result, it seemed that the Rsh
can vary depending on the device process steps used during the fabrication. More
research is needed to investigate this problem.
Figs. 4.14 and 4.15 give a summary of typical IDS -VDS and Gm -VGS characteris-
tics of fabricated 0:2m and 0:5m gate length AlN/GaN MOS-HEMTs with gate
width, WG, of 100m and 200m respectively. All fabricated devices exhibit good
gate control of drain currents up to a gate bias of +3V. A maximum drain currentChapter 4. Device Fabrication and Characterisation 100
Table 4.4: Summary of IDS;max and Gm;max of protected mesa sidewall RF
AlN/GaN MOS-HEMT devices with dierent gate width sizes. All devices are
etched for 20secs prior to Al thermal oxidation. The measured IDS;max values
are biased at VGS =+3V, while Gm;max values are biased at VDS =+4V.
LG, WG, IDS;max, Gm;max,
m mA/mm mS/mm
3, 2 x 100 IDS;max1 =753.3 Gm;max1 =209.2
IDS;max2 =859.5 Gm;max2 =216.6
IDS;max3 =925.3 Gm;max3 =241.1
IDS;max4 =882.0 Gm;max4 =227.8
SD SD%
IDS;max(ave) 855.2 73.2 8.6
Gm;max(ave) 223.7 16.6 7.4
3, 2 x 200 IDS;max1 =737.4 Gm;max1 =178.9
IDS;max2 =766.1 Gm;max2 =207.4
IDS;max3 =655.4 Gm;max3 =169.3
IDS;max4 =689.9 Gm;max4 =183.3
SD SD%
IDS;max(ave) 712.2 49.2 6.9
Gm;max(ave) 184.7 16.2 8.8
Source (S) Drain (D)
Gate (G) Source (S)
5 µm D
S
G
Figure 4.13: SEM micrograph of completed two-nger gate AlN/GaN MOS-
HEMT layout. Inset: Device with LSD =3:2m and LG =0:2m.
of 1457:099:0mA/mm (or deviation of 7:4%) and 1314:649:9mA/mm (or
deviation of 7:1%) was observed for LG =0:2m and LG =0:5m, respectively,Chapter 4. Device Fabrication and Characterisation 101
with gate width of 100m. However, the maximum drain current decreased to
1111:060:7mA/mm (or deviation of 5:9%) and 1017:641:9mA/mm (or devi-
ation of 4:3%) for LG =0:2m and LG =0:5m, respectively, with gate width of
200m.
A maximum peak transconductance of 303:122:0mS/mm (or deviation of 7:9%)
and 268:416:1mS/mm (or deviation of 6:5%) was measured for LG =0:2m
and LG =0:5m with gate width of 100 m. While for the larger gate width,
200m, the peak transconductance is decreased to 221:46:0mS/mm (or devi-
ation of 2:8%) and 215:113:0mS/mm (or deviation of 6:5%) for LG =0:2m
and LG =0:5m, respectively.
Good pinch-o and saturation characteristics were also observed for measured
devices. Note that the open channel currents (at VGS =0V) for the gate width of
100m devices with LG =0:2m and LG =0:5m are 1084:099:0mA/mm (or
deviation of 7:4%) and 964:049:9mA/mm (or deviation of 7:1%), respectively.
Summary of IDS;max and Gm;max of sub-micron RF AlN/GaN MOS-HEMT devices
are tabulated in Table 4.5.
AlGaN/GaN MOS-HEMTs were also fabricated using the optimised process in
Fig. 4.11 - Device process (b). Fig. 4.16 gives a summary of IDS-VDS and Gm-VGS
characteristics of fabricated 0:2m and 0:5m gate length AlGaN/GaN MOS-
HEMTs with gate width, WG, of 200m. All fabricated devices exhibit good gate
control of drain currents up to a gate bias of +2V. Summary of IDS;max and Gm;max
of sub-micron RF AlGaN/GaN MOS-HEMT devices are tabulated in Table 4.6.
Clearly from Figs. 4.14(b),4.16(a),4.15(b) and 4.16(b), the measured drain current
and the transconductance characteristics of AlGaN/GaN devices were lower than
AlN/GaN devices.
For AlGaN/GaN devices, the open channel currents (at VGS =0V) for the gate
width of 200m devices with LG =0:2m and LG =0:5m were 605:356:1-
mA/mm (or deviation of 7:0%) and 521:955:9mA/mm (or deviation of 8:2%),
respectively (Fig. 4.16(a)). While for AlN/GaN devices, the open channel currentsChapter 4. Device Fabrication and Characterisation 102
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Figure 4.14: Summary of IDS against VDS characteristics of fabricated 0:2m
and 0:5m gate length AlN/GaN MOS-HEMT with dierent gate width sizes.
(a) WG =100m, and (b) WG =200m.
were 795:760:7mA/mm (or deviation of 5:9%) and 751:841:9mA/mm (or de-
viation of 4:3%) for LG =0:2m and LG =0:5m, respectively (Fig. 4.14(b)). The
higher current in AlN/GaN MOS-HEMTs is attributed to its higher ns productChapter 4. Device Fabrication and Characterisation 103
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Figure 4.15: Summary of Gm against VGS characteristics of fabricated 0:2m
and 0:5m gate length AlN/GaN MOS-HEMT with dierent gate width sizes.
(a) WG =100m, and (b) WG =200m at VDS =4V.
(2:751016/V.s) as compared to AlGaN/GaN MOS-HEMTs (1:571016/V.s).Chapter 4. Device Fabrication and Characterisation 104
Table 4.5: Summary of IDS;max and Gm;max of fabricated 0:5m and 0:2m
gate length AlN/GaN MOS-HEMTs with dierent gate width sizes. All devices
are etched for 20secs prior to Al thermal oxidation. The measured IDS;max
values are biased at VGS =+3V, while Gm;max values are biased at VDS =+4V.
LG, WG, IDS;max, Gm;max,
m mA/mm mS/mm
0.5, 2 x 100 IDS;max1 =1273.5 Gm;max1 =249.8
IDS;max2 =1198.6 Gm;max2 =230.2
IDS;max3 =1234.9 Gm;max3 =241.5
IDS;max4 =1314.6 Gm;max4 =268.4
SD SD%
IDS;max(ave) 1255.4 49.9 7.1
Gm;max(ave) 247.5 16.1 6.5
0.2, 2 x 100 IDS;max1 =1359.9 Gm;max1 =289.9
IDS;max2 =1233.2 Gm;max2 =255.8
IDS;max3 =1274.9 Gm;max3 =264.3
IDS;max4 =1457.0 Gm;max4 =303.1
SD SD%
IDS;max(ave) 1331.3 99.0 7.4
Gm;max(ave) 278.3 22.0 7.9
0.5, 2 x 200 IDS;max1 =976.9 Gm;max1 =201.1
IDS;max2 =915.8 Gm;max2 =183.5
IDS;max3 =964.0 Gm;max3 =198.2
IDS;max4 =1017.6 Gm;max4 =215.1
SD SD%
IDS;max(ave) 968.6 41.9 4.3
Gm;max(ave) 199.5 13.0 6.5
0.2, 2 x 200 IDS;max1 =1111.0 Gm;max1 =221.4
IDS;max2 =972.1 Gm;max2 =208.1
IDS;max3 =1036.9 Gm;max3 =217.8
IDS;max4 =997.0 Gm;max4 =211.5
SD SD%
IDS;max(ave) 1029.3 60.7 5.9
Gm;max(ave) 214.7 6.0 2.8
The maximum peak transconductance of 174:510:6mS/mm (or deviation of
6:4%) and 146:88:2mS/mm (or deviation of 5:9%) for LG =0:2m and LG =0:5-
m, respectively, with 200m gate width of AlGaN/GaN devices (Fig. 4.16(b)).
While for AlN/GaN devices, the peak transconductance was 221:46:0mS/mmChapter 4. Device Fabrication and Characterisation 105
Table 4.6: Summary of IDS;max and Gm;max of fabricated 0:5m and 0:2m
gate length AlGaN/GaN MOS-HEMTs with dierent gate width sizes. All
devices are etched for 20secs prior to Al thermal oxidation. The measured
IDS;max values are biased at VGS =+2V, while Gm;max values are biased at
VDS =+4V.
LG, WG, IDS;max, Gm;max,
m mA/mm mS/mm
0.5, 2 x 200 IDS;max1 =738.8 Gm;max1 =146.8
IDS;max2 =718.6 Gm;max2 =141.5
IDS;max3 =657.2 Gm;max3 =133.7
IDS;max4 =617.1 Gm;max4 =128.4
SD SD%
IDS;max(ave) 682.9 55.9 8.2
Gm;max(ave) 137.6 8.2 5.9
0.2, 2 x 200 IDS;max1 =829.8 Gm;max1 =171.8
IDS;max2 =755.4 Gm;max2 =159.7
IDS;max3 =857.0 Gm;max3 =174.5
IDS;max4 =741.9 Gm;max4 =151.9
SD SD%
IDS;max(ave) 796.0 56.1 7.0
Gm;max(ave) 164.5 10.6 6.4
(or deviation of 2:8%) and 215:113:0mA/mm (or deviation of 6:5%) for LG =0:2-
m and LG =0:5m, respectively (Fig. 4.15(b)). The higher transconductance in
AlN/GaN MOS-HEMTs is attributed to shorter distance between the gate to the
channel (i.e. thinner barrier layer) as compared to AlGaN/GaN MOS-HEMTs.
4.3.2 Pulse Characteristics
In DC measurements, IV characteristics are measured by increasing the drain
source voltage from zero to the maximum value for each of gate source voltage.
For pulse IV measurements, the gate and drain terminals are pulsed and the drain
current is measured during the on-period of the pulse. The pulses are initiated
from a static quiescent bias point, which can be chosen on the IV plane. The width
of the drain pulse is smaller than that of the gate pulse. To prevent the ow of
excessive drain current, the drain pulse is applied after the gate pulse. ProvidedChapter 4. Device Fabrication and Characterisation 106
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Figure 4.16: Fabricated 0:2m and 0:5m gate length AlGaN/GaN MOS-
HEMT with gate width of WG =200m. (a) IDS against VDS characteristics
with gate bias from +2V to -6V (step size of 1V) and (b) Gm against VGS
characteristics at VDS =4V.
the applied pulse width is short and the pulse period to be long, the eects of
device self-heating can be minimised. The ratio between the pulse width and the
pulse period is called duty cycle.Chapter 4. Device Fabrication and Characterisation 107
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Figure 4.17: Pulsed IV measurement set-up.
Pulse IV measurements were carried out at NXP Semiconductors, Amsterdam,
to investigate self-heating as well as trapping eects in the devices. The Auriga
AU4550 Pulsed IV measurement system was used. It is an integrated system that
can deliver pulses up to 200V and 600W. Pulse heads are easily interchangeable
and have dierent power rating to suit the device size. Pulse traces can be viewed
live for the all pulses, that is VGS, IGS, VDS and IDS during typical FET mea-
surements. The pulse shapes are also aected by the measurement system that
they feed, hence for a stable system an oscillation free setup is required [125]. The
pulsed IV measurement set-up is illustrated in Fig. 4.17.
In this measurements, two pulses are used, one at the gate and one at the drain;
pulses are synchronized and measurements done using two dierent pulse widths,
1s and 200ns, with duty cycle of 0:1%. When performing a pulsed IV measure-
ment, each set of IV curves is generated by pulsing voltages away from a quiescent
bias point. The quiescent bias point, consisting of the drain and gate voltages,
will determine the type of electric eld state is present in the HEMT in between
pulses.
Fig. 4.18(a) shows the pulse IV characteristics of a two-nger 0:5m gate length
AlN/GaN MOS-HEMT with dierent pulse width conditions at a zero electric
eld quiescent bias point (VGS =0, VDS =0). Self-heating eects were observed
during the 1s pulses and were suppressed by shortening the pulse width to 200ns.
However, the currents were observed to decrease for the shorter pulse width. MoreChapter 4. Device Fabrication and Characterisation 108
research is required in order to investigate this unknown behaviour of AlN/GaN
MOS-HEMTs.
In contrast, an AlGaN/GaN MOS-HEMT showed an increase of 5% in drain
current when the pulse width was shortened from 1s to 200ns as shown in
Fig. 4.18(b). This is attributed to suppression of self-heating eect which results
in improvement in current density.
4.3.3 Breakdown Voltage Characteristics
One of the most important features for GaN-based devices is its breakdown voltage.
Several o-state breakdown mechanisms have been proposed and discussed for
AlGaN/GaN HEMTs. In general, impact ionisation near the gate edge on the
drain side (high-eld region) of the channel is regarded as source that results in
the o-state breakdown in AlGaN/GaN HEMTs [126] ,[127]. Ohno et al [128]
reported that the breakdown mechanism was caused by the impact ionization in
the channel which was triggered by electrons tunneling from the gate to the channel
at a large gate-reverse bias. Nakao et al [129] and Kim et al [130] proposed that the
gate leakage current injection was the source of electrons/carriers which initiate
the impact ionization process.
For Schottky HEMTs with large reverse gate current, the gate leakage current
injection through the Schottky gate leads to premature the o-state breakdown.
Techniques such as post-gate annealing [130] and thermal oxidation treatment [131]
were employed to suppress the gate leakage, resulting in remarkable improvement
in the breakdown performance. This may also explain the reason why the MOS-
HEMT and/or MIS-HEMT structures have higher breakdown voltage as compared
to Schottky HEMT structures. In the case of MOS-HEMT structures, the gate
leakage which contributes to the drain breakdown is suppressed by the insertion
of this oxide layer, thus enhancing the breakdown performances [132].
The mechanism of o-state breakdown mechanism in AlGaN/GaN HEMTs can
be described as follows: (1) leakage electrons tunnel from the gate metal to theChapter 4. Device Fabrication and Characterisation 109
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Figure 4.18: Pulse I-V characteristics of two-nger (a) AlN/GaN MOS-
HEMT and (b) AlGaN/GaN MOS-HEMT (quiescent bias point: VDS = 0V,
VGS = 0V).
channel, (2) with increasing positive drain bias, more and more electron and holes
pairs are generated by the impact ionization avalanche, resulting in an abrupt
increase in the drain current triggered by the injected electrons and nally leadingChapter 4. Device Fabrication and Characterisation 110
to device breakdown. Xie et al [133] proposed that the abrupt increase of the
gate to drain leakage suggests that an irreversible electron current was developed
from the gate directly to the 2DEG region after onset of device degradation. The
relatively high current owing through the gate metal may have caused the thermal
damage of the device. The o-state breakdown voltage of GaN-based HEMTs is
determined by the sub-threshold drain current of 1mA/mm.
To alleviate the electric eld crowding at the drain-side of the gate edge and to
increase the breakdown voltage, overlapping gate/eld plate structures which are
eective in modulating the electric eld distribution along a channel are widely
used [52].
In this project, the o-state breakdown was carried out using the Auriga's AU4550
Pulsed IV measurement system. The o-state breakdown voltage characteristics
are shown in Fig. 4.19, measured at gate voltage VGS of -9V. The breakdown
voltage, VBR, of a two-nger MOS-HEMT with 0:5 m gate length was 58V. When
the voltage approaches breakdown, the leakage current increases rapidly and it is
therefore destructive for the device. More research is required to ivestigate the
mechanism of o-state breakdown for this material.
Fig. 4.20 shows the SEM micrograph of AlN/GaN MOS-HEMT before and after
the breakdown measurements. The gate to drain distance of the device was 1:5m,
resulting in an associated electric eld of 38:7 V/m (387kV/cm).
Further improvement in VBR can be achieved by (1) employing eld plate struc-
ture, (2) optimising the thickness of the insulator used for the eld plate, (3)
optimising the gate to drain distance as well as the eld plate length, and (4)
employing an insulator which has high dielectric constant. According to works by
Karmalkar et al [134] using 2-D simulation in ATLAS, all these parameters should
be optimised in order to achieved maximum VBR while minimise degradation in
frequency response and on-resistance of GaN-based HEMTs when employing eld
plate.Chapter 4. Device Fabrication and Characterisation 111
0 1 0 2 0 3 0 4 0 5 0 6 0
0
4 0 0
8 0 0
1 2 0 0
I
D
S
,
 
m
A
/
m
m
V D S ,   V
L G   =   0 . 5   mm
W G   =   2   x   1 0 0   mm
V B R   =   ~   5 8   V
Figure 4.19: O-state breakdown voltage characteristics of two-nger AlN/-
GaN MOS-HEMT
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Figure 4.20: AlN/GaN MOS-HEMT (a) before and (b) after the breakdown
measurement.
4.3.4 RF Characteristics
The small-signal characterisation of transistors is carried out by measuring the
small-signal S-parameters measured at their input and output terminals (ports)
while considering the actual component as a \black box". The scattering-parametersChapter 4. Device Fabrication and Characterisation 112
(S-parameters) [135] are widely used for the characterisation of transistors at mi-
crowave frequencies because S-parameters can easily be determined from the mea-
sured ratios of the incident (ai) and reected (bi) power waves using a network
analyzer.
s11
s21
s12
s22
a1 b2
a2 b2
Figure 4.21: Graph representation of a two-port component showing the rela-
tions between the incident (ai) and reected (bi) power waves and the individual
S-parameters.
Fig. 4.21 shows these power waves and the individual S-parameters in the case of a
two-port component, e.g. a transistor where the gate-source and the drain-source
terminals are considered as the input and output ports, respectively. The relations
between the input and the output of the two-port can be represented as
2
4b1
b2
3
5 =
2
4S11 S12
S21 S22
3
5
2
4a1
a2
3
5
where the S-parameters S11, S12, S21, and S22, represent reection and transmission
coecients. The measurement of these coecients only requires termination of
the DUT with the characteristic impedance of the measurement system, which
is equal to 50
. The additional advantage of terminating the DUTs with this
characteristic impedance is that they are stable at microwave frequencies [136]. In
order to perform accurate RF characterisation of on-wafer devices, the impedance
standard substrate (ISS) provided by Cascade Microtech is used for calibration.
This is to remove the eect of connecting cables, dene the measurement reference
plane to the probe tips and remove measurement errors from, for instance, coupling
between the ports.Chapter 4. Device Fabrication and Characterisation 113
The short-open-load-thru (SOLT) calibration technique was used in this work,
where the following structures were used: (a) an open circuit, where the probes
are usually elevated in the air above the substrate (200m), (b) a short cir-
cuit, where a vertical metallised line shorts the three probes together, (c) a load
structure, which is matched to the 50
 characteristic impedance of the system,
and (d) a thru structure, which is essentially a 50
 short line connecting the two
probes directly and a line of a given length. Fig. 4.22 shows \on-wafer" a set of
microstrip calibration standards for the SOLT technique. With a calibrated net-
work analyzer, accurate and precise small-signal S-parameter measurements can
be easily carried out.
G
G
S
(a)
In air
RF probe
Open
RF probe
Short
(b)
RF probe
Load
(c)
50 Ω
(d)
RF probe
Thru
Figure 4.22: On-wafer calibration standards for the SOLT technique.
(a) open, (b) short, (c) load, and (d) thru line.
All of the fabricated RF devices, long and short gate devices, were characterised on-
wafer using GSG RF probes contacting the NiCr/Au bondpads. The conguration
of the S-parameters measurements was shown in Fig. 4.9, and consists of a two-
port E8361A PNA network analyzer, B1500A semiconductor device analyzer and
Cascade Microtech Summit 12000 semi-automatic probe station. The system is
connected to a control computer running Cascade Microtech Nucleus software.Chapter 4. Device Fabrication and Characterisation 114
This computer also runs the Cascade Microtech WinCal software which allows the
conguration and management for small-signal S-parameters measurements.
At any given bias point and under small-signal conditions (at an input power of
-20dBm), the magnitude and phase of the S-parameters of a transistor are mea-
sured as a function of frequency. With this data, values for the unity current gain
fT, and the unity power gain frequency fMAX can be determined. The frequency
at which the magnitude of the current gain (h21), which expressed in S-parameters
is given by Eqn. 4.2 [137], equals one is dened as fT, and the frequency at which
Masons unilateral power gain (U), which expressed in S-parameters is given by
Eqn. 4.3 [16], equals one is dened as fMAX.
h21 =
 2S21
(1   S11)(1 + S22) + S12S21
(4.2)
U =
 

S21
S12   1
 

2
2
h
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   Re

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S12
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where K is the Rollet stability factor, which expressed in S-parameters, is given
by Eqn. 4.4 [138]
K =
1   jS11j
2   jS22j
2 + jj
2
2jS12S21j
(4.4)
where =S11S22 -S12S21, and can give an indication to whether a device is likely
to oscillate or not or whether it is conditionally/unconditionally stable. The pa-
rameter must satisfy K>1 and jj<1 for a device to be unconditionally stable.
The small-signal RF performances of the AlN/GaN MOS-HEMTs for two-nger
3m100m devices biased at VDS =4V and VGS =-1V exhibited a unity current-
gain cut o frequency, fT, and power gain cuto frequency, fMAX, of 2:8 and
7:9GHz, respectively, as shown in Fig. 4.23 which is a good RF performance for
these long gate devices. K=1 at approximately 2:3GHz and jj<1 for all fre-
quencies.Chapter 4. Device Fabrication and Characterisation 115
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Figure 4.23: RF performance of two-nger 3100m AlN/GaN MOS-HEMT
device at VGS =-1V and VDS =4V.
For the shorter gate lengths, the small-signal RF performances of the AlN/GaN
MOS-HEMTs for WG =2100m and WG =2200m are shown in Fig. 4.24.
An improvement in RF performances is observed for smaller gate lengths although
not much dierence is observed in DC performances between LG =0:2m and
LG =0:5m devices. For WG =2100m, the average values of fT are 20GHz
and 50GHz for LG =0:5m and LG =0:2m, respectively.
For WG =2200m, the average values of fT are 19GHz and 40GHz for
LG =0:5m and LG =0:2m, respectively. The fMAX is 40GHz and 30GHz for
LG =0:2m and LG =0:5m with total gate width 200m. For the larger gate
width, the average value of fMAX is 21GHz for both gate lengths. The value of
fMAX should be higher for LG =0:2m, however the reason for the similarity to
LG =0:5m is most probably due to processing errors on the smaller device. For
WG =2200m, K=1 at approximately 4GHz and 3:3GHz for LG =0:2m and
LG =0:5m, respectively. While for WG =2100m, K=1 at approximately
11GHz and 9GHz for LG =0:2m and LG =0:5m, respectively. jj<1 for
all frequencies for both devices. These RF results are far better than reportedChapter 4. Device Fabrication and Characterisation 116
in Ref. [78] for similar gate lengths. In Ref. [78], for fabricated T-Gate AlN/-
GaN MOSHEMT device with LG =0:15m, the average fT and fMAX were only
25GHz and 22GHz although the material was having excellent properties such
as, >1100cm2/V.s, ns >3:251013 cm 2, Rsh <165
/, and RC <0:5
.mm.
This indicates that there is still some issues related to this material that prevents
the device from reaching record-breaking device performance.
Fig. 4.25 shows the small-signal performance for two-nger AlGaN/GaN MOS-
HEMT with gate length of 0:2m and total gate width of 400m. The values
of fT and fMAX are 40GHz and 29GHz, respectively. K=1 at approximately
6:5GHz and jj<1 for all frequencies. These values are not much dierent from
those of an AlN/GaN MOS-HEMT for the same dimension device. Summary of
RF performance of fabricated two-nger devices is shown in Fig. 4.7. Signicant
improvement in DC and RF performance of AlN/GaN MOS-HEMTs is expected
by employing T-Gate and Field-plate technology on the devices.
Table 4.7: Summary of RF performance of fabricated devices.
Wafer LG, WG, fT, fMAX, Bias Point
Structure m GHz GHz (VGS, VDS)
AlN/GaN MOS-HEMT 3, 2 x 100 2.8 7.9 -1V, 4 V
AlN/GaN MOS-HEMT 0.2, 2 x 200 40 21 -3V, 10 V
0.5, 2 x 200 19 21 -3V, 10 V
0.2, 2 x 100 50 40 -3V, 10 V
0.5, 2 x 100 20 30 -3V, 10 V
AlGaN/GaN MOS-HEMT 0.2, 2 x 200 40 29 -3.5V, 10 V
4.4 Summary
The use of thermally grown Al2O3 as a gate dielectric and device passivation for
AlN/GaN MOS-HEMTs has been described and discussed. The approach pro-
vides an opportunity to dene the Ohmic contact areas by wet etching of Al
(and optimisation of this processing step) prior to the formation of Al2O3 andChapter 4. Device Fabrication and Characterisation 117
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Figure 4.24: Summary of RF performance of fabricated 0:2m and 0:5m
gate length AlN/GaN MOS-HEMT with dierent gate width sizes at VGS =-3V
and VDS =10V. (a) WG =2100m, (b) WG =2200m.
Ohmic metal deposition. The present devices demonstrate higher breakdown volt-
age, comparable cut o frequency and drain current capabilities to AlGaN/GaNChapter 4. Device Fabrication and Characterisation 118
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Figure 4.25: RF performance of fabricated two-nger gate AlGaN/GaN MOS-
HEMT.
HEMT technology for similar gate lengths. This clearly demonstrates the poten-
tial of ultra-thin AlN/GaN-based devices for high power frequency applications.
However, there are several aspects yet to be developed/improved in order to fully
exploit advantages oered by the ultra-thin AlN barrier such as: (1) lower resis-
tance Ohmic contacts, (2) lower gate leakage, and (3) improved passivation. The
preliminary results of pulsed IV characterisations also indicate there is a fairly high
density of defects/traps in this material system which needs to be solved. It is well
known that surface passivation is essential for high eciency large signal power
applications so the eect of surface passivation using thermally grown Al2O3 on
the devices need to be investigated further.Chapter 5
Small-Signal Equivalent Circuit
Extraction
5.1 Introduction
This chapter describes the determination of the small-signal equivalent circuit
model values for fabricated AlN/GaN MOS-HEMTs. It relies on intimate process
knowledge and device geometry to determine equivalent circuit elements of the
fabricated AlN/GaN MOS HEMTs. An accurate small-signal modelling technique
will be crucial to the continuing development and optimisation of the AlN/GaN
MOS-HEMT technology by providing valuable feedback for process optimisation.
It is also essential for reliable circuit design. In addition, the small-signal equivalent
circuit model values for conventional AlGaN/GaN MOS-HEMTs are also described
to provide comparative data.
5.2 HEMT Small-Signal Model
In this work, the extraction of a physically realistic small-signal equivalent circuit
of the fabricated two-nger AlN/GaN MOS-HEMT and AlGaN/GaN MOS-HEMT
with gate length of 0:2m and total gate width of 400m is presented. The
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device had 3:2m source-drain spacing, gate-to-source and gate-to-drain distance
of 1:5m each respectively. Summary of devices used for small-signal extraction
model elements is shown in Table 5.1.
The small-signal equivalent circuit model used in this work is shown in Fig. 5.1 and
is based on that used in previous GaN-based HEMT small-signal models [139].
This is a physically based small-signal equivalent circuit model. The extrinsic
elements include the pad capacitances Cpg, Cpgd and Cpd, the pad inductances Lg,
Ld, and Ls, and the gate and access resistances Rg, Rd, and Rs. They are bias
independent except for the source resistance Rs [140]. The other parameters are
intrinsic elements and are bias dependent.
Drain
Ld
Source
Gate
Ls
Rd Rg
Rs
Lg
Intrinsic
Cpgd
Cpg Cpd
Cgs
Cgd
Cds
Rin
gm.Vgs Rds
Figure 5.1: HEMT small-signal equivalent circuit model.
Table 5.1: Devices used for small-signal extraction model elements.
Wafer LG, WG fT, fMAX,
Structure m GHz GHz
AlN/GaN MOS-HEMT 0.2, 2200  =39  =21
AlGaN/GaN MOS-HEMT 0.2, 2200 40 29
The extraction approach requires an intimate knowledge of the device layout from
which the pad capacitances and inductances are estimated using 3D electromag-
netic numerical simulations. The source and drain access resistances are estimatedChapter 5. Small-Signal Equivalent Circuit Extraction 121
from the TLM test structures, while the gate resistance is estimated from the gate
geometry. Knowledge of the estimated values of these (extrinsic) elements allows
all the intrinsic elements to be estimated analytically [141]. With good estimates
of all the equivalent circuit known, optimisation of these now follows to determine
the actual element values. This approach is based on the fact that in multi-
variable optimisation, a starting vector close to the actual solution leads to quick
convergence and determination of the correct optimised solution [142].
Small-signal modelling approaches of Schottky-gate GaN-based devices have gen-
erally followed that on the work of Dambrine et al. [143] to some extent, which
requires forward biasing of the gate Schottky diode for the extraction of the bias
independent extrinsic components including pad capacitances Cpg, Cpd and Cpgd,
pad inductances Lg, Ls, Ld, and gate and access resistances Rg, Rs and Rd. For
devices with an insulator or oxide underneath the gate metal, this technique does
not work. For such devices, the lead inductances and gate and access resistances
are usually determined at zero bias conditions [139], but the intrinsic device ca-
pacitances reduce the accuracy of this extraction approach.
5.3 Extrinsic Parameters Extraction
5.3.1 Parasitic Capacitances
The parasitic capacitances Cpg, Cpd and Cpgd are initially estimated from the test
structure used to connect the co-planar waveguide (CPW) probes to the device.
The test structure is simulated in Agilent's Momentum software and includes in-
formation about the epilayer geometry and relative dielectric constants. Here, the
pads lie on the GaN buer layer which has a dielectric constant of 10:4 [144].
Momentum is a 3D electromagnetic simulator within Agilent's Advanced Design
System (ADS) software used for passive circuit modelling and analysis. It uses a
technique called method of moments to solve Maxwell's electromagnetic equationsChapter 5. Small-Signal Equivalent Circuit Extraction 122
for planar structures embedded in a multilayered dielectric substrate [145]. Sim-
ulations produce S-parameter results of the structures which can be transformed
to Y- and Z-parameters for further analysis.
For parasitic capacitances, the test structure is open-circuited in the region where
the DUT would sit. Fig. 5.2(a) shows the 3D open test structure along with its
equivalent circuit. Fig. 5.3 shows the imaginary part of the simulated Y-parameter
data of the open test structure. It clearly shows a capacitive behaviour. The
Y-parameters are then calculated from simulations from which the capacitance
values are estimated based on the Eqns. 5.1, 5.2 and 5.3. A linear t of the curves
gives Cpg =38:66fF, Cpd =39:31fF, and Cpgd =1:36fF. Fig. 5.4 shows plots of the
extracted extrinsic/pad capacitances as a function of frequency. The capacitance
values are constant with frequency as would be expected.
Z
Y
X
Source pad
Source pad
Gate pad
Drain pad
(a)
Cpd
Cpgd
Cpg
(b)
Figure 5.2: (a) Open test structure, and (b) Its equivalent circuit.
Y11 = j! (Cpg + Cpgd) (5.1)
Y12 = Y21 =  j! (Cpgd) (5.2)
Y22 = j! (Cpd + Cpgd) (5.3)Chapter 5. Small-Signal Equivalent Circuit Extraction 123
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Figure 5.3: Imaginary part of the simulated Y-parameter data of the open
test structure versus frequency.
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Figure 5.4: Parasitic capacitances versus frequency.
5.3.2 Pad Inductances
Pad inductances Lg, Ls and Ld are then estimated by a similar method, except a
short circuit is placed where the DUT would sit. An illustration of the short testChapter 5. Small-Signal Equivalent Circuit Extraction 124
structure, as well as its equivalent circuit is shown in Fig. 5.5(a).
Source pad
Source pad
Gate pad
Drain pad
Z
Y
X
(a)
Ld Lg
Ls
(b)
Figure 5.5: (a) Short test structure, and (b) Its equivalent circuit.
Z-parameters from this test structure are calculated from S-parameter simulations
from which the values of inductances can be estimated from the following expres-
sions:
Z11 = j! (Lg + Ls) (5.4)
Z12 = j! (Ls) (5.5)
Z22 = j! (Ld + Ls) (5.6)
The test structure is not symmetrical and hence values of Lg and Ld dier slightly.
Fig. 5.6 shows the imaginary part of the simulated Y-parameter data of the short
test structure. It clearly shows a inductive behaviour. The Z-parameters are
then calculated from simulations from which the capacitance values are estimated
based on the Eqns. 5.4, 5.5 and 5.6. The linear t of the curve gives Ld =100:30pH,
Lg =97:76pH, and Ls =1:58pH.Fig. 5.7 shows the pad inductances as a function
of frequency. Again, as expected, inductance values do not change with frequency.Chapter 5. Small-Signal Equivalent Circuit Extraction 125
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Figure 5.6: Imaginary part of the simulated Z-parameter data of the short
test structure versus frequency.
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Figure 5.7: Parasitic capacitances versus frequency.
5.3.3 Gate and Access Resistances
The access resistances to the source and drain are now estimated using knowl-
edge of the HEMT's layout, contact resistance and sheet resistance characteristicsChapter 5. Small-Signal Equivalent Circuit Extraction 126
(extracted from TLM measurements). The contact and sheet resistances were
0:76
.mm and 318
/ respectively. Device geometries were used as follows:
WG =2200m, LG =0:2m, LSD =3:2m, LGS =1:5m, and LGD =1:5m.
Using the following equation an initial estimate for the contact resistance for the
device can be made:
RC  Rd=s:W (5.7)
where W is the width of the source/drain and RC is the contact resistance (in

.mm) extracted from the TLM measurements. The calculated value for Rd
and Rs is 3:8
 (
RC
W ) each. The eect of the sheet resistance should also be
included, which again depends on the knowledge of the geometry of the device
i.e. the separation between source-gate and gate-drain. The value of Rsh can
be calculated using Rsh
L
W, and gave 2:34
. Combining this with the initial esti-
mate we get Rs and Rd to be approximately 6:19
 each (total access resistance
Rd =Rs =3:8+2:385=6:19
). The DC gate resistance, Rg, is estimated by know-
ing the dimensions of the gate and applying the following expression [146]:
Rg =
WG
nLGh
: (5.8)
where WG is the width of the gate, n is the number of gate ngers, LG is the
length of the gate, h is the thickness of the gate metal and  is the resistivity of
the gate metals. In this case the gate metals are Ni (20nm) and Au (300nm).
The resistivity of Au is used in the calculation since it is >10x thicker than the
Ni. Clearly there will be some margin of error associated with this calculation due
to the fabrication process i.e. the dimensions will vary slightly from those in the
calculations. The calculated value for DC Rg is 75:70
, so for RF Rg, the value
is equal to 1
3 of its DC Rg [146], which is 25:22
. A factor of 1
3 is introduced
to Eqn. 5.8 to account for the distributed RC eects at RF [146]. The Rg value
(25
) is fairly large, however, it should be noted that a relatively thin layer
of gold was used for the contact and so we would expect a lower resistance with
thicker and broader gate metal (e.g. T-gate).Chapter 5. Small-Signal Equivalent Circuit Extraction 127
This approach was adopted since it is usually dicult to extract Rg directly from
S-parameter measurements [142].
5.4 Intrinsic Parameters Extraction
Ld  = -100.3 pH Rd = - 6.19  Ω
Ls = - 1.58 pH
Rs = - 6.19 Ω 
Cpgd = - 1.36 fF
Cpg = - 38.66 fF Cpd = - 39.31 fF
Rg = - 25.22 Ω   Lg = - 97.76 pH
Z=50 Ω 
1 2
Ref.
Z=50 Ω 
   Measured Data Box
(VGS = - 3 V, VDS = 10 V)
Figure 5.8: Agilent ADS schematic topology for the intrinsic parameter ex-
traction with extrinsic elements subtracted using negative values at VGS =-3V
and VDS =10V.
Now that all extrinsic components of the small-signal model are known, they can
be de-embedded from the measured S-parameter data as shown in Fig. 5.8. The
parasitic de-embedding is equivalent to substracting impedances of Lg, Ld and Ls
from the Z-parameters of the device, the admittances of Cpg, Cpd and Cpgd from the
resultant parameters after conversion into Y-parameters, etc. [143]. The resulting
parameters can be expressed as Y-parameters which are uniquely related to the
intrinsic elements which can be estimated analytically as follows [141]:Chapter 5. Small-Signal Equivalent Circuit Extraction 128
Cgd =  
Im(Y12)
!
(5.9)
Cgs =
Im(Y11)   !Cgd
!
 
1 +
(Re(Y11))
2
(Im(Y11)   !Cgd)
2
!
(5.10)
Rin =
Re(Y11)
(Im(Y11)   !Cgd)
2 + (Re(Y11))
2 (5.11)
gm =
q 
(Re(Y21))
2 + (Im(Y21) + !Cgd)
2 
1 + !2Cgs
2Rin
2
(5.12)
 =
1
!
arcsin

 !Cgd   Im(Y21)   !CgsRinRe(Y21)
gm

(5.13)
Cds =
Im(Y22)   !Cgd
!
(5.14)
gds = Re(Y22) (5.15)
Once the intrinsic element values were determined, the S-parameters of the model
were then simulated and compared to the measured S-parameters values. Optimi-
sation is necessary since uncertainties such as fabrication tolerances (line widths,
spacing) and probe tip placement mean that the computed extrinsic (and there-
fore also intrinsic element values) are only estimates i.e. the extracted elements
include errors. A gradient-based optimisation approach in ADS [147] was used
to eliminate/minimise errors for small-signal modeling of AlN/GaN MOS-HEMT.
Gradient optimiser uses the Gradient search method to arrive at new parameter
values using the gradient information of the network's error function. The gradient
of the error function indicates the direction to move a set of parameter values in
order to reduce the error function. In the gradient optimisation, a Least-Squares
t procedure is executed to minimise the error between the measured and modelled
S-parameters [147].
Maximum number of iterative optimisation was set in ADS to better t the mod-
elled S-parameter data to the measured S-parameter data. Optimisation goals,
such as the magnitude and phase error targets for the S-parameters were dened
in the simulator. The optimisation goals were:
Mag(Sij)modelled   Mag(Sij)measured  0 (5.16)Chapter 5. Small-Signal Equivalent Circuit Extraction 129
Phase(Sij)modelled   Phase(Sij)measured  0 (5.17)
The range of values that each element can take was also dened. To ensure
that the optimisation procedure yields reasonable element values, user need to
set tight ranges for most of the elements. Only the elements that exhibited a
large variation in the calculated values over frequency were allowed wide ranges in
the optimisation procedure (i.e. Rg, gm, Cgs, Cds, Cgd and Rds). The optimisation
program was then executed and it results in a better t between the simulated and
measured S-parameters by varying the element values. Since there is more than
one way for the optimisation procedure to converge, the elements values obtained
from one run and next vary slightly.
The optimised values were obtained by searching for a minimum in the error func-
tion. If the starting values for the gradient search method were close enough to the
actual physical parameters of the device, the search method converged to the ab-
solute minimum, which represents the real parameter values. Also if the modelled
S-parameters are good t with the measured S-parameters, it could be stated that
the values for the parasitic parameters determined by the optimiser correspond
to their real values. The optimisation goals were satised when the dierence
between the measured and modelled S-parameters equaled or approached zero.
The percentage of error between the measured and modelled S-parameters is cal-
culated using the following equation;
Error(%) =
((SijMeasured)   (SijModelled))
SijMeasured
 (100) (5.18)
Tables 5.3 and 5.4 give details on the values of the extracted model elements. All
elements values required some degree of optimisation, however, it should be noted
that the values do not vary so much that initial estimations could be disregarded
completely. From the optimisation, the parameters such as Rg, gm, Cgs, Cds, Cgd
and Rds play an important role to improve tting of S-parameters. A wide range
of values was set for these parameters during the optimisation. While tight rangeChapter 5. Small-Signal Equivalent Circuit Extraction 130
Ld  = 85.2 pH Rd = 8.2  Ω
Ls = 3.52 pH
Rs = 2.98 Ω 
Cpgd = 2.7 fF
Cpg = 50.6 fF
Cpd = 44.45 fF
Rg = 37.75 Ω   Lg = 67.6 pH
Cgs = 460 fF
Cgd = 46.9 fF
Cds = 68.83 fF
Rin = 4.33 Ω
gm.Vgs Rds
gm = 141.3 mS
τ = 1.55 ps
Rds = 117.5 Ω  
PORT 1 PORT 2
Figure 5.9: Modelled AlN/GaN MOS-HEMT after optimisation at VGS =-3V
and VDS =10V.
of values was set for the rest of parameters. It is important to note that all the op-
timised values for extrinsic elements do not vary much with their estimated/initial
values (except for Lg) which indicate the validity of the method used for extraction
of the extrinsic elements. Since these estimates/initials are closely related to the
actual devices, they form a starting vector (of equivalent circuit elements) which
is close to the actual solution. This leads to quick convergence and determination
of the correct optimised solution.
Figs. 5.10,5.11,5.12 and 5.13 and shows a good t between measured and modelled
S-parameters from 1-20GHz, suggesting that the model topology and approach
for determining element values is justied. The error was less than 5% for all
S-parameters as shown in Table 5.2. The extrinsic Gm;ext was calculated from the
extracted intrinsic transconductance (gm;int) using Eqn. 1.8 (given in section 1.2.3),
and gave value of 248:57mS/mm for small-signal model AlN/GaN MOS-HEMT.
The measured DC extrinsic Gm was 280:70mS/mm (refer to Fig. 4.14(b)) which
indicates that there was a DC to RF dispersion in transconductance for this device.
The extracted gate resistance is very high i.e. 38
 probably explaining the lower
value of fMAX compared to fT in Section 4.3.4. This high resistance is due to theChapter 5. Small-Signal Equivalent Circuit Extraction 131
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Figure 5.10: Modelled and Measured S11 of AlN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3V and VDS =10V.
gate having a vertical structure (adopted because of simpler processing). There-
fore, a T-gate structure should be used in future devices. Contact resistances also
need further reducing.Chapter 5. Small-Signal Equivalent Circuit Extraction 132
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Figure 5.11: Modelled and Measured S12 of AlN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3V and VDS =10V.
By using the same procedure, the small-signal equivalent circuit model values for
conventional two-nger AlGaN/GaN MOS-HEMT with gate length of 0:2m and
total gate width of 400m (same device dimension as AlN/GaN MOS-HEMT)Chapter 5. Small-Signal Equivalent Circuit Extraction 133
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Figure 5.12: Modelled and Measured S21 of AlN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3V and VDS =10V.
was also extracted. Tables 5.5 and 5.6 give details on the values of the extracted
model elements of AlGaN/GaN MOS-HEMT. These values are not much dierent
from those of an AlN/GaN MOS-HEMT except for the intrinsic transconductanceChapter 5. Small-Signal Equivalent Circuit Extraction 134
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Figure 5.13: Modelled and Measured S22 of AlN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency, at VGS =-3V and VDS =10V.
(gm), gate-to-source capacitance (Cgs) and output resistance (Rds). There was a
slightly dierent for Rd and Rs due to values of 0:5
.mm and 500
/ were
used for AlGaN/GaN MOS-HEMT.Chapter 5. Small-Signal Equivalent Circuit Extraction 135
DC to RF dispersion in transconductance was also observed for AlGaN/GaN MOS-
HEMT since its calculated extrinsic gm;ext value, 135:90mS/mm smaller than the
measured DC Gm, 206:10mS/mm (refer to Fig. 4.16(a)).
The lower gm in AlGaN/GaN MOS-HEMT is attributed to larger distance be-
tween the gate to the channel (i.e. thicker barrier layer) as compared to AlN/GaN
MOS-HEMT. This also leads to decreased gate-to-source capacitance (Cgs) in Al-
GaN/GaN MOS-HEMT. A good t between measured and modeled S-parameters
was achieved as shown in Figs. 5.14,5.15,5.16 and 5.17. The error was less than
7% for all S-parameters as shown in Table 5.2. The extrapolated values of fT and
fMAX (shown in Figs. 5.18 and 5.19) were similar to the extrapolated measured fT
and fMAX values for both structrures. K =1 at approximately 3GHz and 8GHz
for AlN/GaN MOS-HEMT and AlGaN/GaN MOS-HEMT, respectively. jj<1
for all frequencies for both modelled devices. This indicates that the small-signal
modeling method, which utilises optimisation, can be successfully applied for both
on AlN/GaN MOS-HEMTs and AlGaN/GaN MOS-HEMTs.
Table 5.2: Error percentage (%) of measured and modelled S-parameters for
both AlN/GaN MOS-HEMT and AlGaN/GaN MOS-HEMT.
Error percentage (%)
S-Parameters AlN/GaN AlGaN/GaN
MOS-HEMT MOS-HEMT
S11(dB) 1.00 6.50
S11(Phase) 2.00 1.40
S12(dB) 0.02 0.20
S12(Phase) 3.40 5.70
S21(dB) 1.40 0.37
S21(Phase) 0.20 3.20
S22(dB) 0.90 0.10
S22(Phase) 3.20 0.05Chapter 5. Small-Signal Equivalent Circuit Extraction 136
Table 5.3: Small-Signal Equivalent Circuit Extrinsic Elements of AlN/GaN
MOS-HEMTs at VGS =-3V and VDS =10V.
Extrinsic Estimated Optimised
Parameters
Lg 97:76pH 67:60pH
Ls 1:58pH 3:52pH
Ld 100:30pH 85:20pH
Rg 25:22
 37:75

Rs 6:19
 2:98

Rd 6:19
 8:20

Cpg 38:66fF 50:60fF
Cpd 39:31fF 44:45fF
Cpgd 1:36fF 2:70fF
Table 5.4: Small-Signal Equivalent Circuit Intrinsic Elements of AlN/GaN
MOS-HEMTs at VGS =-3V and VDS =10V.
Intrinsic Estimated Optimised
Parameters
gm 164:2mS 141:30mS
Cgs 523:2fF 460:00fF
Cgd 22:09fF 46:90fF
Cds 84:8fF 68:83fF
Rin 6:35
 4:33

Rds 91:55
 117:50

 1:05ps 1:55ps
5.5 Summary
The small-signal equivalent circuit model extraction for fabricated AlN/GaN MOS-
HEMT and AlGaN/GaN MOS-HEMT has been desribed and discussed. The ex-
traction approach is based on an accurate estimate of all the equivalent circuit
elements followed by optimisation of these to get the actual element values. Good
t between measured and modelled S-parameters as well as the physically realistic
extracted equivalent circuit elements demonstrate the validity of the approach.
The optimised element values were not markedly dierent from the estimated
ones showing the robustness of the developed extraction approach. The extracted
element values provide feedback for further device process optimisation.Chapter 5. Small-Signal Equivalent Circuit Extraction 137
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Figure 5.14: Modelled and Measured S11 of AlGaN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3:5V and VDS =10V.Chapter 5. Small-Signal Equivalent Circuit Extraction 138
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Figure 5.15: Modelled and Measured S12 of AlGaN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3:5V and VDS =10V.Chapter 5. Small-Signal Equivalent Circuit Extraction 139
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Figure 5.16: Modelled and Measured S21 of AlGaN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3:5V and VDS =10V.Chapter 5. Small-Signal Equivalent Circuit Extraction 140
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Figure 5.17: Modelled and Measured S22 of AlGaN/GaN MOS-HEMTs at the
frequency range of 1-20GHz, (a) dB versus Frequency, and (b) Phase versus
Frequency at VGS =-3:5V and VDS =10V.Chapter 5. Small-Signal Equivalent Circuit Extraction 141
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Figure 5.18: Extrapolated fT and fMAX of modelled AlN/GaN MOS-HEMT
after optimisation at VGS =-3V and VDS =10V.
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Figure 5.19: Extrapolated fT and fMAX of modelled AlGaN/GaN MOS-
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Table 5.5: Small-Signal Equivalent Circuit Extrinsic Elements of AlGaN/GaN
MOS-HEMTs at VGS =-3:5V and VDS =10V.
Extrinsic Estimated Optimised
Parameters
Lg 97:76pH 112:00pH
Ls 1:58pH 3:34pH
Ld 100:30pH 86:00pH
Rg 25:22
 32:50

Rs 6:25
 5:77

Rd 6:25
 3:40

Cpg 38:66fF 41:60fF
Cpd 39:31fF 39:71fF
Cpgd 1:36fF 2:10fF
Table 5.6: Small-Signal Equivalent Circuit Intrinsic Elements of AlGaN/GaN
MOS-HEMTs at VGS =-3:5V and VDS =10V.
Intrinsic Estimated Optimised
Parameters
gm 77:43mS 79:20mS
Cgs 252:10fF 245:00fF
Cgd 37:37fF 37:00fF
Cds 129:80fF 64:84fF
Rin 1:55
 1:09

Rds 276:70
 225:00

 0:07ps 0:25psChapter 6
Summary and Future Work
6.1 Summary and Conclusions
Having key properties such as high 2DEG sheet carrier density, high 2DEG mo-
bility, high breakdown elds and low sheet resistances makes the AlN/GaN-based
HEMTs technology very promising for future microwave power devices. Despite
being an immature technology as compared to conventional AlGaN/GaN HEMTs,
AlN/GaN-based devices already demonstrated comparable DC and RF perfor-
mances. With the expected very high power density with this material system,
extremely compact AlN/GaN power transistors with high output powers at high
frequencies can be realised.
At the beginning, the diculty to grow high quality material i.e. high 2DEG sheet
carrier density and high 2DEG mobility, was one of main problems in developing
the technology. As research continues, a few of groups have reported very impres-
sive results in the material growth, leading to tremendous progress in the current
capabilities and frequency performances (as summarised in Table 1.5). Having
very thin AlN barrier layer 3-4nm (i.e. the 2DEG channel is very near to the
surface), makes the epilayers very sensitive to liquids coming in contact with the
surface. Exposure to any chemical solutions during device processing degrades the
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surface properties, resulting in poor device performance. To overcome the prob-
lems, a protective layer is employed during fabrication of AlN/GaN-based devices.
However, in the presence of the protective/passivation layers, formation of low
Ohmic resistance source and drain contacts is dicult. A very delicate and well
optimised processing is required to remove/etch this layer.
In this work, thermally grown Al2O3 was used as a gate dielectric and surface
passivation for AlN/GaN MOS-HEMTs. Most importantly, the Al2O3 acts as a
protection layer during device processing. Good DC and RF performances was
achieved in the fabricated devices. The main results of the research described in
this thesis are summarised below:
1. Thermally grown Al2O3 This is an alternative approach to form Al2O3 layer.
The technique is simple, less expensive (compared for instance to ALD), and
also eective in protecting the AlN/GaN epilayer structure. The developed
technique employs 2nm layer of Al to protect the surface, and after ther-
mal oxidation forms Al2O3 which is also acts as a surface passivation and
gate dielectric for AlN/GaN MOS-HEMTs.
2. Ohmic contact optimisation using Al wet etch The developed thermally
grown Al2O3 technique as mentioned in (1) allows for a simple and eective
wet etching optimisation technique for the Ohmic contact resistances on Al-
N/GaN MOS-HEMT structures. The Al in the Ohmic regions is etched
by 16H3PO4:HNO3:2H2O solution (and optimisation of this processing step)
prior to the formation of Al2O3 and Ohmic metallisation. Low Ohmic con-
tact resistance (0:76
.mm) as well as low sheet resistance (318
/) were
obtained after optimisation. The achieved results are comparable to the
lowest reported in the literature for this material system [78].
3. Mesa sidewall protection For RF devices (i.e. which employ the mesa iso-
lation step), an additional layer of thermally grown was deposited on the
mesa side wall. Signicant reduction in the gate leakage current was ob-
served when employing an additional layer of thermally grown Al2O3 on the
mesa sidewalls.Chapter 6. Summary and Future Work 145
4. Small-signal equivalent circuit model extraction An approach based on
an accurate estimate of all the equivalent circuit elements followed by opti-
misation of these to get the actual element values was developed. This way,
element variations due to fabrication tolerances, measurement uncertainties
such as probe tip placement accuracy and variations in material across a
wafer are accounted for. The extracted element values provide feedback for
further device process optimisation.
The achieved results indicate the suitability of thermally grown Al2O3 for Al-
N/GaN MOS-HEMT technology for future high frequency power applications.
Further improvement in DC and RF performances will be achieved with scaling
the transistor dimensions, reducing the parasitic resistances and capacitances, and
employing the eld plate technology. Further analysis and characterisation of ther-
mally grown Al2O3 used as a surface passivation on AlN/GaN-based devices needs
to be conducted so problems such as surface trapping can be eliminated. Surface
preparation prior to Al deposition may be the key. Apart from D-mode AlN/GaN
MOS-HEMTs, there is potential to develop E-mode type devices based on AlN/-
GaN MOS-HEMTs [80],[148]. E-mode devices oer many important advantages
in circuit design such as simpler circuit conguration (only single polarity power
supply needed) and oer fail-safe operation.
The following section will discuss potential research for future work.
6.2 Future Work
6.2.1 In-situ Al
A thin GaN cap layer is known to protect the surface from the oxidation and
to promote low resistance Ohmic contact on AlN/GaN epilayers [60]. Based on
experience in processing this structure, deposition of thin (2-3nm) in-situ Al is
another ecient way to protect the surface from oxidation and/or contaminationChapter 6. Summary and Future Work 146
by air exposure and subsequent processes. This is illustrated in Fig. 6.1a. The AlN
surface is protected in this case right upon growth and is not therefore directly
exposed to the atmosphere. Low resistance Ohmic contact can be realised using the
Ohmic recess technique by optimised the wet etching both for Al and AlN [76],[83].
After the Ohmic recess, the remaining Al layer will be oxidised to form Al2O3 and
gate metal will be deposited directly on top of the Al2O3. The proposed D-mode
device structure is illustrated in Fig. 6.1b.
In addition, E-mode or normally o AlN/GaN devices may be also realised us-
ing oxidation of the barrier layer as in Ref. [80],[149],[150]. Parameters such as
annealing temperature and annealing time during thermal oxidation need to be
optimised in order to shift the threshold voltage, Vth from negative to positive. By
oxidizing the exposed AlN in the gate region/foot, the AlN barrier layer thickness
is decreased and the Vth can be shifted to positive. The proposed E-mode device
structure is illustrated in Fig. 6.1c.
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Figure 6.1: (a) Proposed AlN/GaN HEMT with 2nm of in situ Al, (b) Pro-
posed D-mode type device, and (c) Proposed E-mode type device.
6.2.2 Thermal Management in AlN/GaN HEMTs
The GaN-based heterostructures grown on SiC substrates have demonstrated
power density up to 41W/mm at 4GHz [32] due to good thermal conductivityChapter 6. Summary and Future Work 147
of SiC (4W/Kcm) [3]. Despite some excellent results, SiC substrates suer from
high cost so sapphire is the commonly used substrates to III-nitrides. However,
sapphire has low thermal conductivity, 0:25W/Kcm [151], as compared to SiC.
Therefore, devices on sapphire substrates suer from self-heating eects leading
to poor power performance [152]. This eect is clearly observed in the DC char-
acteristics of IDS versus VDS for AlN/GaN HEMTs, when the drain current IDS
decreases with increasing drain voltage VDS. Increased drain current results in
more power that leads to higher channel temperature, causing reduction in elec-
tron mobility which in turn decreases drain current [153]. Thus, accurate modeling
of self-heating eects in this material system and device structure optimisation
for better thermal management becomes important for further development of
AlN/GaN-based HEMTs technology.
6.2.3 Traps in AlN/GaN HEMTs
Current collapse is a trap-related phenomenon that severely limits the output
power of FETs, and has been observed in AlGaN/GaN HEMTs. It causes the
output power achieved from a device at microwave frequency to be considerably
smaller than that expected based on DC charaterisation. The presence of surface
or epitaxial layer related defects and traps in the device structure are responsible
for this. Intensive research work and studies have been reported on this topic
to understand and analyse this problem in AlGaN/GaN HEMTs [154],[155]. To
date, there is no study that has been reported for defects or traps in AlN/GaN
HEMTs. Thus, an understanding of defects and traps in this structure is essential
for improving material quality and consequently device performances.Appendix A
AlN/GaN MOS-HEMT Device
Processing
A1. RF Device with 3m Gate Length
Note: All the fabrication steps were dened using optical lithography.
*Sample cleaning is done with only de-ionised (DI) water. Standard sample clean-
ing is done with acetone, isopropanol and DI water.
1. 2nm Al deposition
{ Clean sample*
{ De-oxidise in 4H2O:HCl for 1min
{ Rinse with DI water for 15secs
{ Blow dry with N2
{ Deposit 2nm using electron beam metal evaporator
2. Alignment Marker
{ Clean sample
{ Spin Microposit S1818 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secs
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{ Soak in Microposit Concentrate:H2O for 1min
{ Rinse in DI water
{ Blow dry with N2
{ Expose using MA6 for 5secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
{ Blow dry with N2
{ Oxygen ash at 40W for 3mins
{ Deposit Ti/Au=50/100nm using electron beam metal evaporator
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
3. Mesa Isolation
{ Clean sample
{ Spin Microposit S1818 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secs
{ Expose using MA6 for 5secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
{ Blow dry with N2
{ Oxygen ash at 40W for 3mins
{ Bake resist on hotplate at 90 C for 3mins
{ Submit to System 100 RIE (T-gate) with recipe SiCl4 =30sccm, 30mT,
75W, etch for 40mins
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secsAppendix A. AlN/GaN MOS-HEMT Device Processing 150
{ Blow dry with N2
4. Side Mesa Protection Layer
{ Clean sample
{ Spin Microposit S1818 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secs
{ Soak in Microposit Concentrate:H2O for 1min
{ Rinse in DI water
{ Blow dry with N2
{ Expose using MA6 for 5secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
{ Blow dry with N2
{ Oxygen ash at 40W for 3mins
{ Deposit 2nm Al using electron beam metal evaporator
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
5. Etch 2nm Al in the source and drain region
{ Clean sample
{ Spin Microposit S1818 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secs
{ Expose using MA6 for 5secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
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{ Oxygen ash at 40W for 3mins
{ Bake resist on hotplate at 90 C for 3mins
{ Etch 2nm Al with 16H3PO4:HNO3:2H2O for 20secs
{ Rinse in DI water for 5mins
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
6. Thermal oxidation of evaporated 2nm Al
{ Clean sample
{ Anneal at 550 C for 10mins using RTA in an O2 environment to form
the Al2O3
7. Ohmic Metallisation
{ Clean sample
{ Spin Microposit S1818 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secs
{ Soak in Microposit Concentrate:H2O for 1min
{ Rinse in DI water
{ Blow dry with N2
{ Expose using MA6 for 5secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
{ Blow dry with N2
{ Oxygen ash at 40W for 3mins
{ De-oxidise in 4H2O:HCl for 1min
{ Deposit Ti/Al/Ni/Au=30/180/40/100nm using electron beam metal
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{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
{ Anneal at 800 C for 60secs using RTA in an N2 environment
8. Gate Metallisation
{ Clean sample
{ Spin Microposit S1805 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secs
{ Soak in Microposit Concentrate:H2O for 1min
{ Rinse in DI water
{ Blow dry with N2
{ Expose using MA6 for 3secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
{ Blow dry with N2
{ Oxygen ash at 40W for 3mins
{ De-oxidise in 4H2O:HCl for 1min
{ Deposit Ni/Au=20/200nm Al using electron beam metal evaporator
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
9. Contact/Bondpad Metallisation
{ Clean sample
{ Spin Microposit S1818 resist at 4000rpm for 120secs
{ Bake on hotplate at 65 C for 120secsAppendix A. AlN/GaN MOS-HEMT Device Processing 153
{ Soak in Microposit Concentrate:H2O for 1min
{ Rinse in DI water
{ Blow dry with N2
{ Expose using MA6 for 5secs
{ Develop with Microposit Concentrate:H2O for 75secs
{ Rinse in DI water
{ Blow dry with N2
{ Oxygen ash at 40W for 3mins
{ Deposit NiCr/Au=20/200nm Al using electron beam metal evaporator
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
A2. RF Devices with 0:2 and 0:5m Gate Length
Note: Ohmic and gate contacts steps were dened using e-beam lithography for
patterning accuracy. All other fabrication steps were dened using optical lithog-
raphy. Processing from step 1 to 6, and the last step 9 are the same as previously
described in A1.
7. Ohmic Metallisation
{ Clean sample
{ Spin 12% PMMA 2010 at 5000rpm (535nm) for 60secs
{ Bake in oven at 180 C for 30mins
{ Spin 4% PMMA 2041 at 2000rpm (215nm) for 60secs
{ Bake in oven at 180 C for 90mins
{ Deposit 30nm Al using electron beam metal evaporatorAppendix A. AlN/GaN MOS-HEMT Device Processing 154
{ Submit to Leica VB6 UHR EWF with a dose of 960Ccm 2, a beam
current of 32nA and a beam step size of 24nm, variable resolution unit
(VRU) of 22
{ Soak in CD-26 for 5mins
{ Rinse with DI water 5mins
{ Blow dry with N2
{ Develop with 2MIBK:IPA for 45secs at 23 C
{ Rinse in IPA for 15secs
{ Blow dry with N2
{ Oxygen ash at 40W for 30secs
{ De-oxidise in 4H2O:HCl for 1min
{ Rinse with DI water for 15secs
{ Blow dry with N2
{ Deposit Ti/Al/Ni/Au=30/180/40/100nm using electron beam metal
evaporator
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2
{ Anneal at 800 C for 60secs using RTA in an N2 environment
8. Gate Metallisation
{ Spin 8% PMMA 2010 at 2000rpm (375nm) for 60secs
{ Bake in oven at 180 C for 30mins
{ Spin 4% PMMA 2041 at 4000rpm (152nm) for 60secs
{ Bake in oven at 180 C for 90mins
{ Deposit 30nm Al using electron beam metal evaporator
{ Submit to Leica VB6 UHR EWF with a dose of 1426Ccm 2, a beam
current of 2nA and a beam step size of 6nm, VRU of 2Appendix A. AlN/GaN MOS-HEMT Device Processing 155
{ Soak in CD-26 for 5mins
{ Rinse with DI water for 5mins
{ Blow dry with N2
{ Develop with 2MIBK:IPA for 45secs at 23 C
{ Rinse in IPA for 15secs
{ Blow dry with N2
{ Oxygen ash at 40W for 30secs
{ De-oxidise in 4H2O:HCl for 1min
{ Rinse with DI water for 15secs
{ Blow dry with N2
{ Deposit Ni/Au=20/200nm using electron beam metal evaporator
{ Soak in acetone at 50 C for 15mins
{ Rinse in IPA for 15secs
{ Blow dry with N2Bibliography
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